

S-19190 Series

www.ablic.com

AUTOMOTIVE, 105°C OPERATION, VOLTAGE MONITORING IC WITH CELL BALANCING FUNCTION

© ABLIC Inc., 2015-2019 Rev.1.5_02

The S-19190 Series is a voltage monitoring IC with a cell balancing function and includes a high-accuracy voltage detection circuit and a delay circuit.

The S-19190 Series is suitable for cell balancing and overcharge protection of batteries and capacitors.

Caution This product can be used in vehicle equipment and in-vehicle equipment. Before using the product in the purpose, contact to ABLIC Inc. is indispensable.

■ Features

· High-accuracy voltage detection circuit

Cell balancing detection voltage: 2.0 V to 4.6 V (5 mV step) Accuracy ± 12 mV (2.0 V \leq V_{BU} < 2.4 V)

Accuracy $\pm 0.5\%$ (2.4 V \leq V_{BU} \leq 4.6 V)

Cell balancing release voltage: 2.0 V to 4.6 V^{*1} Accuracy ± 24 mV (2.0 V \leq V_{BL} < 2.4 V)

Accuracy $\pm 1.0\%$ (2.4 V \leq V_{BL} \leq 4.6 V)

Overcharge detection voltage: 2.0 V to 4.6 V (5 mV step) Accuracy ± 12 mV (2.0 V \leq V_{CU} < 2.4 V)

Accuracy $\pm 0.5\%$ (2.4 V \leq V_{CU} \leq 4.6 V)

Overcharge release voltage: 2.0 V to 4.6 V^{*2} Accuracy ± 24 mV (2.0 V \leq V_{CL} < 2.4 V)

Accuracy $\pm 1.0\%$ (2.4 V \leq V_{CL} \leq 4.6 V)

• Built-in Nch transistor with ON resistance of 5 Ω typ. between the CB pin and the VSS pin

• Current consumption: 2.0 μ A max. (Ta = +25°C)

Delay times are generated only by an internal circuit (External capacitors are unnecessary).

• CO pin output form and output logic are selectable: CMOS output Active "H", active "L"

Nch open-drain output Active "H", active "L"

• Switchable to power-saving mode by using the $\overline{\text{CE}}$ pin

• Operation temperature range: $Ta = -40^{\circ}C \text{ to } +105^{\circ}C$

- Lead-free (Sn 100%), halogen-free
- AEC-Q100 qualified*⁵
- *1. Cell balancing release voltage = Cell balancing detection voltage Cell balancing hysteresis voltage (Cell balancing hysteresis voltage can be selected as 0 V or from a range of 0.1 V to 0.7 V in 50 mV step.)
- *2. Overcharge release voltage = Overcharge detection voltage Overcharge hysteresis voltage (Overcharge hysteresis voltage can be selected as 0 V or from a range of 0.1 V to 0.7 V in 50 mV step.)
- *3. Contact our sales office for details.


■ Applications

- · Rechargeable battery module
- · Capacitor module

■ Package

• SOT-23-6

■ Block Diagram



***1.** All diodes shown in the figure are parasitic diodes.


Figure 1

■ AEC-Q100 Qualified

This IC supports AEC-Q100 for operation temperature grade 2. Contact our sales office for details of AEC-Q100 reliability specification.

■ Product Name Structure

1. Product name



*1. Refer to the tape drawing.

2. Package

Table 1 Package Drawing Codes

Package Name	Dimension	Таре	Reel
SOT-23-6	MP006-A-P-SD	MP006-A-C-SD	MP006-A-R-SD

3. Product name list

Table 2 (2 / 1)

	Cell Balancing	Cell Balancing	Overcharge	Overcharge			
Product Name	Detection	Release	Detection	Release	CO Pin	CO Pin	Combination of
Floudet Name	Voltage	Voltage	Voltage	Voltage	Output Form	Output Logic	Delay Time
	[V _{BU}]	$[V_{BL}]$	[V _{CU}]	[V _{CL}]			
S-19190AAH-M6T1U	2.600 V	2.600 V	2.750 V	2.750 V	CMOS output	Active "H"	(1)
S-19190ABH-M6T1U	3.000 V	3.000 V	3.150 V	3.150 V	CMOS output	Active "H"	(1)
S-19190ACH-M6T1U	3.000 V	3.000 V	3.200 V	3.200 V	CMOS output	Active "H"	(1)
S-19190ADH-M6T1U	3.100 V	3.100 V	3.250 V	3.250 V	CMOS output	Active "H"	(1)
S-19190AEH-M6T1U	3.100 V	3.100 V	3.300 V	3.300 V	CMOS output	Active "H"	(1)
S-19190AFH-M6T1U	2.600 V	2.600 V	2.800 V	2.800 V	CMOS output	Active "H"	(1)
S-19190AGH-M6T1U	2.400 V	2.400 V	2.900 V	2.900 V	CMOS output	Active "H"	(1)
S-19190AHH-M6T1U	2.400 V	2.400 V	3.000 V	3.000 V	CMOS output	Active "H"	(1)
S-19190AIH-M6T1U	2.100 V	2.100 V	3.000 V	3.000 V	CMOS output	Active "H"	(1)
S-19190AKH-M6T1U	2.400 V	2.400 V	3.200 V	3.200 V	CMOS output	Active "H"	(1)
S-19190ALH-M6T1U	2.100 V	2.000 V	3.200 V	3.200 V	CMOS output	Active "H"	(1)
S-19190AMH-M6T1U	2.620 V	2.520 V	2.800 V	2.700 V	CMOS output	Active "H"	(1)
S-19190ANH-M6T1U	3.300 V	3.300 V	4.080 V	3.930 V	CMOS output	Active "H"	(1)
S-19190AOH-M6T1U	2.000 V	2.000 V	3.000 V	3.000 V	CMOS output	Active "H"	(1)
S-19190APH-M6T1U	3.700 V	3.700 V	4.500 V	4.500 V	CMOS output	Active "H"	(1)
S-19190AQH-M6T1U	3.800 V	3.800 V	4.080 V	3.930 V	CMOS output	Active "H"	(1)
S-19190ARH-M6T1U	2.800 V	2.800 V	3.150 V	3.150 V	CMOS output	Active "H"	(1)

Table 2 (2 / 2)

	Cell Balancing	Cell Balancing	Overcharge	Overcharge			
Product Name	Detection	Release	Detection	Release	CO Pin	CO Pin	Combination of
1 Toddot Name	Voltage	Voltage	Voltage	Voltage	Output Form	Output Logic	Delay Time
	[V _{BU}]	[V _{BL}]	[V _{CU}]	[V _{CL}]			
S-19190ASH-M6T1U	2.800 V	2.800 V	3.200 V	3.200 V	CMOS output	Active "H"	(1)
S-19190ATH-M6T1U	2.800 V	2.800 V	3.100 V	3.100 V	CMOS output	Active "H"	(1)
S-19190AUH-M6T1U	2.500 V	2.400 V	3.800 V	3.700 V	CMOS output	Active "H"	(1)
S-19190AVH-M6T1U	2.300 V	2.200 V	3.800 V	3.700 V	CMOS output	Active "H"	(1)
S-19190AWH-M6T1U	2.650 V	2.600 V	2.750 V	2.650 V	Nch open-drain output	Active "L"	(1)
S-19190AXH-M6T1U	2.400 V	2.400 V	2.950 V	2.950 V	CMOS output	Active "H"	(1)
S-19190AYH-M6T1U	4.150 V	4.150 V	4.275 V	4.275 V	CMOS output	Active "H"	(2)
S-19190AZH-M6T1U	2.450 V	2.450 V	2.500 V	2.500 V	CMOS output	Active "H"	(3)
S-19190BDH-M6T1U	2.300 V	2.300 V	2.600 V	2.600 V	CMOS output	Active "H"	(1)
S-19190BEH-M6T1U	4.400 V	4.200 V	4.600 V	4.600 V	CMOS output	Active "H"	(3)
S-19190BFH-M6T1U	3.550 V	3.200 V	4.080 V	3.380 V	CMOS output	Active "L"	(4)
S-19190BGH-M6T1U	2.700 V	2.000 V	4.400 V	3.700 V	CMOS output	Active "H"	(3)
S-19190BHH-M6T1U	3.550 V	3.550 V	3.800 V	3.700 V	CMOS output	Active "L"	(4)
S-19190BIH-M6T1U	2.700 V	2.000 V	4.400 V	4.200 V	CMOS output	Active "H"	(3)
S-19190BJH-M6T1U	2.725 V	2.675 V	2.775 V	2.725 V	CMOS output	Active "L"	(4)

Remark 1. Please contact our sales office for products other than the above.

- 2. Set $V_{CU} > V_{BU}$.
- 3. Refer to Table 3 for details about combinations of delay times.

Table 3

Combination of	Cell Balancing	Cell Balancing	Overcharge	0vercharge Release
Combination of	Detection Delay Time	Release Delay Time	Detection Delay Time	Delay Time
Delay Time	[t _{BU}]	[t _{BL}]	[t _{CU}]	[t _{CL}]
(1)	128 ms	1.0 ms	128 ms	1.0 ms
(2)	128 ms	1.0 ms	1024 ms	1.0 ms
(3)	64 ms	0.5 ms	64 ms	0.5 ms
(4)	128 ms	1.0 ms	1024 ms	2.0 ms

Remark The delay times can be changed within the ranges listed above. For details, please contact our sales office.

Table 4

Delay Time	Symbol		Selection Range						Remark
Cell balancing detection delay time*1	t _{BU}	64 ms	128 ms*2		256 ms	51	2 ms	1024 ms	Select a value from the left.
Cell balancing release delay time	t _{BL}	0.5 ms	S	1.0 ms*2			2.0 ms		Select a value from the left.
Overcharge detection delay time*1	t _{CU}	64 ms	128 r	128 ms ^{*2} 256		512 ms		1024 ms	Select a value from the left.
Overcharge release delay time	t _{CL}	0.5 ms	1.0 ms*2		1.0 ms ^{*2} 2.0 ms		.0 ms	Select a value from the left.	

^{*1.} Set $t_{CU} \ge t_{BU}$.

^{*2.} The value is the delay time of the standard products.

■ Pin Configuration

1. SOT-23-6




Figure 2

		Table 5
Pin No.	Symbol	Description
1	СО	Output pin for overcharge signal
2	VSS	Input pin for negative power supply
3	DP	Test mode switching pin "H": Test mode (used to shorten the delay time) "L": Normal operation mode
4	CE	Power-saving mode switching pin "H": Power-saving mode "L": Normal operation mode
5	VDD	Input pin for positive power supply
6	СВ	Output pin for cell balancing signal

(Nch open-drain output)

Table 5

■ Absolute Maximum Ratings

Table 6

(Ta = +25°C unless otherwise specified)

Item	Symbol	Applied Pin	Absolute Maximum Rating	Unit
Input voltage between VDD pin and VSS pin	V _{DS}	VDD	$V_{\text{SS}} - 0.3$ to $V_{\text{SS}} + 6.0$	V
Input pin voltage	V _{IN}	CE, DP	$V_{SS} - 0.3$ to $V_{DD} + 0.3 \le V_{SS} + 6.0$	V
Output pin voltage	V _{OUT}	CO, CB	$V_{SS} - 0.3$ to $V_{DD} + 0.3 \le V_{SS} + 6.0$	V
Output pin current	I _{CB}	СВ	100 (-40°C to +105°C)	mA
Operation ambient temperature	Topr	_	-40 to +105	°C
Storage temperature	T _{stg}	_	−55 to +125	Ô

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

■ Thermal Resistance Value

Table 7

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
	θја	SOT-23-6	Board A	1	159	1	°C/W
			Board B	1	124	ı	°C/W
Junction-to-ambient thermal resistance*1			Board C	1	1	1	°C/W
			Board D	_	-	_	°C/W
			Board E	_	_	_	°C/W

^{*1.} Test environment: compliance with JEDEC STANDARD JESD51-2A

Remark Refer to "■ Power Dissipation" and "Test Board" for details.

■ Electrical Characteristics

For details about the test circuits and testing method, refer to "■ Test Circuit".

Caution Unless otherwise specified in Table 8 and Table 9, set V2 = V3 = 0 V, and SWn (n = 1 to 4) = OFF.

1. $Ta = +25^{\circ}C$

Table 8 (1 / 2)

(Ta = $+25^{\circ}$ C unless otherwise specified)

Item	Symbol		Condition	Min.	Тур.	Max.	Unit
Detection voltage	•					•	
Cell balancing detection	V _{BU}	SW1 = ON	$2.0 \text{ V} \le \text{V}_{\text{BU}} < 2.4 \text{ V}$	V _{BU} – 0.012	V _{BU}	V _{BU} + 0.012	V
voltage	V BU	SWI - ON	$2.4~V \leq V_{BU} \leq 4.6~V$	$V_{BU} \times 0.995$	V_{BU}	V _{BU} × 1.005	V
Cell balancing release	V_{BL}	SW1 = ON	$2.0~\textrm{V} \leq \textrm{V}_{\textrm{BL}} < 2.4~\textrm{V}$	V_{BL} – 0.024	V_{BL}	V _{BL} + 0.024	V
voltage	voltage	3W1 - 0N	$2.4~V \leq V_{BL} \leq 4.6~V$	$V_{BL} \times 0.99$	V_{BL}	V _{BL} × 1.01	V
Overcharge detection	Vou	2.0 V ≤ V _{CU}	< 2.4 V	V _{CU} - 0.012	V _{CU}	V _{CU} + 0.012	V
voltage	V _{CU} 2.4 V ≤ V _{CU}		≤ 4.6 V	$V_{\text{CU}} \times 0.995$	V _{CU}	V _{CU} × 1.005	V
Overcharge release	V _{CL}	$2.0 \text{ V} \le V_{CL} < 2.4 \text{ V}$		V _{CL} - 0.024	V_{CL}	V _{CL} + 0.024	V
voltage	V CL	2.4 V ≤ V _{CL}	2.4 V ≤ V _{CL} ≤ 4.6 V		V_{CL}	V _{CL} × 1.01	٧
Input voltage							
Operation voltage between VDD pin and VSS pin	V _{DS}	Voltages ou CB pin are	Itput from CO pin and fixed	1.5	ı	5.0	٧
CE pin voltage "H"	$V_{\overline{CEH}}$		-	ı	I	$V_{DD} \times 0.9$	>
CE pin voltage "L"	$V_{\overline{CEL}}$		-	$V_{DD} \times 0.1$	I	-	>
DP pin voltage "H"	V _{DPH}		-	ı	I	$V_{DD} \times 0.9$	>
DP pin voltage "L"	V _{DPL}		-	$V_{DD} \times 0.1$	-	-	>
Input current							
Current consumption during operation	I _{OPE}	I _{VDD} when V	$/1 = V_{BL} - 0.1 V$	ı	1.2	2.0	μΑ
Current consumption during power-saving	I _{PSV}	I _{VDD} when V	$V_1 = V_2 = V_{BL} - 0.1 V$	-	_	0.1	μΑ

Table 8 (2 / 2)

 $(Ta = +25^{\circ}C \text{ unless otherwise specified})$

	T		= +25°C ur		1	
Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Delay time	i				i	1
Cell balancing detection delay time	t _{BU}	_	$t_{\text{BU}}\times 0.8$	t _{BU}	$t_{\text{BU}} \times 1.2$	ms
Cell balancing release delay time	t _{BL}	-	$t_{\text{BL}} \times 0.8$	t _{BL}	$t_{\text{BL}} \times 1.2$	ms
Overcharge detection delay time	tcu	-	$t_{\text{CU}} \times 0.8$	tcu	$t_{\text{CU}} imes 1.2$	ms
Overcharge release delay time	t _{CL}	-	$t_{\text{CL}} \times 0.8$	t _{CL}	$t_{\text{CL}} \times 1.2$	ms
Output current						
CB pin output current						_
CB pin sink current	I _{CBS}	V1 = V _{BU} + 0.1 V, SW2 = ON, V4 = 0.5 V	30	_	_	mA
CB pin leakage current	I _{CBL}	V1 = V _{BL} - 0.1 V, SW2 = ON, V4 = 6.0 V	_	_	0.1	μΑ
CO pin output current (ou	tput form:	CMOS output, output logic: acti	ve "H")			
CO pin sink current	I _{COL}	V1 = V _{CL} - 0.1 V, SW4 = ON, V5 = 0.5 V	5.0	_	_	mA
CO pin source current	Ісон	V1 = V _{CU} + 0.1 V, SW4 = ON, V5 = V1 - 0.5 V	1.0	-	-	mA
CO pin output current (ou	tput form:	CMOS output, output logic: acti	ve "L")			•
CO pin sink current	I _{COL}	V1 = V _{CU} + 0.1 V, SW4 = ON, V5 = 0.5 V	5.0	-	-	mA
CO pin source current	Ісон	V1 = V _{CL} - 0.1 V, SW4 = ON, V5 = V1 - 0.5 V	1.0	_	_	mA
CO pin output current (ou	tput form:	Nch open-drain output, output le	ogic: activ	/e "H")		ı
CO pin sink current	I _{COL}	V1 = V _{CL} - 0.1 V, SW4 = ON, V5 = 0.5 V	5.0	-	-	mA
CO pin leakage current	I _{COHL}	V1 = V _{CU} + 0.1 V, SW4 = ON, V5 = 6.0 V	_	_	0.1	μΑ
CO pin output current (ou	tput form:	Nch open-drain output, output le	ogic: activ	/e "L")	1	I
CO pin sink current	I _{COL}	V1 = V _{CU} + 0.1 V, SW4 = ON, V5 = 0.5 V	5.0		_	mA
CO pin leakage current	I _{COHL}	V1 = V _{CL} - 0.1 V, SW4 = ON, V5 = 6.0 V	-	_	0.1	μΑ

2. $Ta = -40^{\circ}C \text{ to } +105^{\circ}C$

Table 9 (1 / 2)

 $(Ta = -40^{\circ}C \text{ to } +105^{\circ}C \text{ unless otherwise specified})$


Item	Symbol		Condition	Min.	Тур.	Max.	Unit
Detection voltage		•			71		
Cell balancing detection	V _{BU}	SW1 = ON	$2.0 \text{ V} \le \text{V}_{\text{BU}} < 2.4 \text{ V}$	V _{BU} - 0.040	V_{BU}	V _{BU} + 0.040	V
voltage	V BU	3W1 - ON	$2.4~V \leq V_{BU} \leq 4.6~V$	$V_{BU} \times 0.984$	V_{BU}	V _{BU} × 1.016	V
Cell balancing release	V_{BL}	SW1 = ON	$2.0~\textrm{V} \leq \textrm{V}_{\textrm{BL}} < 2.4~\textrm{V}$	V_{BL} $-$ 0.080	V_{BL}	V _{BL} + 0.080	V
voltage	V BL	3W1 - ON	$2.4~V \leq V_{BL} \leq 4.6~V$	$V_{BL} \times 0.968$	V_{BL}	V _{BL} × 1.032	V
Overcharge detection	V _{CU}	2.0 V ≤ V _{CU}	< 2.4 V	V _{CU} - 0.040	V _{CU}	V _{CU} + 0.040	V
voltage	V CU	2.4 V ≤ V _{CU}	≤ 4.6 V	$V_{CU} \times 0.984$	V_{CU}	V _{CU} × 1.016	V
Overcharge release	V _{CL}	$2.0 \text{ V} \le \text{V}_{CL} < 2.4 \text{ V}$		V _{CL} - 0.080	V_{CL}	V _{CL} + 0.080	V
voltage	V CL	2.4 V ≤ V _{CL}	≤ 4.6 V	$V_{CL} \times 0.968$	V_{CL}	V _{CL} × 1.032	V
Input voltage							
Operation voltage between VDD pin and VSS pin	V _{DS}	Voltages ou CB pin are	Itput from CO pin and fixed	1.5	ı	5.0	٧
CE pin voltage "H"	$V_{\overline{CEH}}$		_	1	ı	$V_{DD} \times 0.9$	V
CE pin voltage "L"	$V_{\overline{CEL}}$		_	$V_{DD} \times 0.1$	-	_	V
DP pin voltage "H"	V_{DPH}		_	-	-	$V_{DD} \times 0.9$	V
DP pin voltage "L"	V_{DPL}		-	$V_{DD} \times 0.1$	ı	-	٧
Input current							
Current consumption during operation	I _{OPE}	I _{VDD} when V	$/1 = V_{BL} - 0.1 V$	-	1.2	2.1	μΑ
Current consumption during power-saving	I _{PSV}	I_{VDD} when V	$/1 = V2 = V_{BL} - 0.1 V$	_	-	0.15	μΑ

Table 9 (2 / 2)

(Ta = -40°C to +105°C unless otherwise specified)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Delay time	Syllibol	Condition	IVIIII.	ιyp.	IVIAX.	Offic
			1			
Cell balancing detection delay time	t _{BU}	-	$t_{\text{BU}}\times 0.5$	t _{BU}	$t_{\text{BU}} \times 1.5$	ms
Cell balancing release delay time	t _{BL}	-	$t_{\text{BL}} \times 0.5$	t_{BL}	$t_{BL} \times 1.5$	ms
Overcharge detection delay time	t _{CU}	_	$t_{\text{CU}} \times 0.5$	t _{CU}	$t_{\text{CU}} \times 1.5$	ms
Overcharge release delay time	t _{CL}	_	$t_{\text{CL}} \times 0.5$	t _{CL}	$t_{\text{CL}} \times 1.5$	ms
Output current						
CB pin output current						_
CB pin sink current	I _{CBS}	$V1 = V_{BU} + 0.1 \text{ V}, \text{ SW2} = \text{ON},$ V4 = 0.5 V	30	_	_	mA
CB pin leakage current	I _{CBL}	V1 = V _{BL} - 0.1 V, SW2 = ON, V4 = 6.0 V	_	_	0.15	μΑ
CO pin output current (out	put form:	CMOS output, output logic: acti	ve "H")			
CO pin sink current	I _{COL}	V1 = V _{CL} - 0.1 V, SW4 = ON, V5 = 0.5 V	5.0	_	_	mA
CO pin source current	Ісон	V1 = V _{CU} + 0.1 V, SW4 = ON, V5 = V1 - 0.5 V	1.0	-	-	mA
CO pin output current (out	put form:	CMOS output, output logic: acti	ve "L")			
CO pin sink current	I _{COL}	V1 = V _{CU} + 0.1 V, SW4 = ON, V5 = 0.5 V	5.0	-	-	mA
CO pin source current	Ісон	V1 = V _{CL} - 0.1 V, SW4 = ON, V5 = V1 - 0.5 V	1.0	_	_	mA
CO pin output current (out	put form:	Nch open-drain output, output le	ogic: activ	/e "H")	II.	
CO pin sink current	I _{COL}	V1 = V _{CL} - 0.1 V, SW4 = ON, V5 = 0.5 V	5.0	-	_	mA
CO pin leakage current	I _{COHL}	V1 = V _{CU} + 0.1 V, SW4 = ON, V5 = 6.0 V	_	-	0.15	μΑ
CO pin output current (out	put form:	Nch open-drain output, output le	ogic: activ	/e "L")	L	
CO pin sink current	I _{COL}	V1 = V _{CU} + 0.1 V, SW4 = ON, V5 = 0.5 V	5.0	-	_	mA
CO pin leakage current	I _{COHL}	V1 = V _{CL} - 0.1 V, SW4 = ON, V5 = 6.0 V	_	-	0.15	μΑ

■ Test Circuit



Caution Unless otherwise specified in Table 8, set V2 = V3 = 0 V, and SWn (n = 1 to 4) = OFF.

1. CE pin voltage "H"

 $\overline{\text{CE}}$ pin voltage "H" ($V_{\overline{\text{CEH}}}$) is defined as the voltage at which I_{VDD} is changed from I_{OPE} to I_{PSV} when V2 is increased from 0 V after setting V1 = V_{BL} – 0.1 V.

2. CE pin voltage "L"

 $\overline{\text{CE}}$ pin voltage "L" ($V_{\overline{\text{CEL}}}$) is defined as the voltage at which I_{VDD} is changed from I_{PSV} to I_{OPE} when V2 is decreased from $V_{BL} - 0.1$ V after setting V1 = V2 = $V_{BL} - 0.1$ V.

3. DP pin voltage "H"*1

DP pin voltage "H" (V_{DPH}) is defined as the voltage at which the test mode is switched when V3 is increased from 0 V after setting V1 = V_{BL} – 0.1 V.

4. DP pin voltage "L" *1

DP pin voltage "L" (V_{DPL}) is defined as the voltage at which the normal operation mode is switched when V3 is decreased from $V_{BL} - 0.1$ V after setting V1 = V3 = $V_{BL} - 0.1$ V.

5. Cell balancing detection delay time

Cell balancing detection delay time (t_{BU}) is defined as the time from when SW1 is set to ON and V1 is set to V_{BU} – 0.1 V to when the CB pin output is inverted after setting V1 to V_{BU} + 0.1 V.

6. Cell balancing release delay time

Cell balancing release delay time (t_{BL}) is defined as the time from when SW1 is set to ON and V1 is set to V_{BL} + 0.1 V to when the CB pin output is inverted after setting V1 to V_{BL} – 0.1 V.

7. Overcharge detection delay time

Overcharge detection delay time (t_{CU}) is defined as the time from when SW1 is set to ON and V1 is set to V_{CU} – 0.1 V to when the CO pin output is inverted after setting V1 to V_{CU} + 0.1 V.

8. Overcharge release delay time

Overcharge release delay time (t_{CL}) is defined as the time from when SW1 is set to ON and V1 is set to V_{CL} + 0.1 V to when the CO pin output is inverted after setting V1 to V_{CL} – 0.1 V.

*1. For details about switching to the test mode by using the DP pin, refer to "5. DP pin" in "■ Operation".

■ Standard Circuit




Figure 4

Table 10 Constants for External Components

Symbol	Part	Purpose	Min.	Тур.	Max.	Remark
R _{VDD}	Resistor	ESD protection, for power fluctuation control	150 Ω	330 Ω	1.0 kΩ	Resistance should be as small as possible to avoid worsening the overcharge detection accuracy due to current consumption.*1
C_{VDD}	Capacitor	For power fluctuation control	0.068 μF	0.1 μF	1.0 μF	Connect a capacitor of 0.068 μF or more between VDD pin and VSS pin.*1
R _{CB}	Resistor	For setting the cell balancing current value	ı	_	_	Set the required cell balancing current value depending on "2. Cell balancing status" in " Operation".*2

^{*1.} When connecting a resistor less than 150 Ω to R_{VDD} or a capacitor less than 0.068 μ F to C_{VDD}, the S-19190 Series may malfunction when power is largely fluctuated.

Caution 1. The above constants may be changed without notice.

2. The example of connection shown above and the constants do not guarantee proper operation. Perform thorough evaluation using the actual application to set the constants.

^{*2.} Set the cell balancing current value so that R_{CB} does not exceed the power dissipation.

■ Operation

Remark Refer to "■ Standard Circuit ".

1. Normal status

In the S-19190 Series, if the voltage between the VDD pin and the VSS pin (V_{DS}) has not reached the cell balancing detection voltage (V_{BU}) , the CB pin output is in the high-impedance status. The CO pin output status varies according to the output form and output logic selected, as shown in **Table 11**. This is the normal status.

Table 11

CO Pin Output Form and Output Logic	CB Pin Output	CO Pin Output
CMOS output, active "H"	"H"	"L"
CMOS output, active "L"	"H"	"H"
Nch open-drain output, active "H"	"H"	"L"
Nch open-drain output, active "L"	"H"	"H"

2. Cell balancing status

In the S-19190 Series, if V_{DS} is V_{BU} or higher and this status continues for the cell balancing detection delay time (t_{BU}) or longer, the CB pin output becomes "L". This is the cell balancing status.

The cell balancing status is released when V_{DS} drops to the cell balancing release voltage (V_{BL}) or lower and this status continues for the cell balancing release delay time (t_{BL}) or longer.

The S-19190 Series includes an Nch transistor with ON resistance of 5 Ω typ. (R_{CBON}) between the CB pin and the VSS pin, thus causing the cell balancing current (I_{CB}) to flow in cell balancing status, and the cell balancing operation to start.

By connecting a resistor (R_{CB}) to the CB pin, I_{CB} in cell balancing status can be calculated by using the following equation.

$$I_{CB} = V_{BU} / (R_{CBON} + R_{CB})$$




Figure 5

3. Overcharge status

In the S-19190 Series, if V_{DS} is the overcharge detection voltage (V_{CU}) or higher and this status continues for the overcharge detection delay time (t_{CU}) or longer, the CO pin output is inverted. The CO pin output status varies according to the output form and output logic selected, as shown in **Table 12**. This is the overcharge status. In the overcharge status, the CB pin output becomes "L".

Table 12

CO Pin Output Form and Output Logic	CB Pin Output	CO Pin Output
CMOS output, active "H"	"L"	"H"
CMOS output, active "L"	"L"	"L"
Nch open-drain output, active "H"	"L"	"H"
Nch open-drain output, active "L"	"L"	"L"

The overcharge status is released when V_{DS} drops to the overcharge release voltage (V_{CL}) or lower and this status continues for the overcharge release delay time (t_{CL}) or longer.

4. CE pin

The S-19190 Series has the $\overline{\text{CE}}$ pin (Power-saving mode switching pin). The S-19190 Series is set to power-saving mode by inputting a voltage of $V_{\overline{\text{CEH}}}$ or higher to the $\overline{\text{CE}}$ pin.

Table 13

14510 10				
CE Pin	Status			
Open (V _{CE} = V _{SS})	Normal operation mode			
"H" $(V_{\overline{CE}} \ge V_{\overline{CE}H})$	Power-saving mode			
"L" $(V_{\overline{CE}} \le V_{\overline{CEL}})$	Normal operation mode			

In power-saving mode, the current consumption is decreased to current consumption during power-saving (I_{PSV}). The CB pin or the CO pin output in power-saving mode is the same as that in the normal status.

The \overline{CE} pin is pulled down to V_{SS} by the internal resistor. When in a mode other than power-saving mode, leave the \overline{CE} pin open or short it with V_{SS} .

5. DP pin

The S-19190 Series has the DP pin (Test mode switching pin). The S-19190 Series is set to test mode (used to shorten the delay time) by inputting a voltage of V_{DPH} or higher to the DP pin.


Table 14

DP Pin	Status	
Open (V _{DP} = V _{SS})	Normal operation mode	
"H" $(V_{DP} \ge V_{DPH})$	Test mode	
"L" $(V_{DP} \leq V_{DPL})$	Normal operation mode	

In test mode, the cell balancing detection delay time (t_{BU}) and overcharge detection delay time (t_{CU}) are shortened to 1/64 of the delay time in the normal operation mode.

The DP pin is pulled down to V_{SS} by the internal resistor. When in a mode other than test mode, leave the DP pin open or short it with V_{SS} .

■ Timing Chart



- *1. The CB pin is pulled up by the external resistor.
- *2. (1): Normal status
 - (2): Cell balancing status
 - (3): Overcharge status

Remark The charger is assumed to charge with a constant current.

Figure 6


■ Precautions

- The application conditions for the input voltage, output voltage, and load current should not exceed the power dissipation.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- ABLIC Inc. claims no responsibility for any and all disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.


■ Characteristics (Typical Data)

1. Current consumption


1. 1 I_{OPE} vs. Ta



1. 2 I_{PSV} vs. Ta




1. 3 I_{OPE} vs. V_{DD}




2. Cell balancing detection / release voltage, overcharge detection / release voltage and delay times


2. 1 V_{BU} vs. Ta




2. 2 V_{BL} vs. Ta




2. 3 V_{CU} vs. Ta




2. 4 V_{CL} vs. Ta




2. 5 t_{BU} vs. Ta




2. 6 t_{BL} vs. Ta



2. 7 tcu vs. Ta




2. 8 t_{CL} vs. Ta




3. Output current


3. 1 ICBL VS. VCB




3. 2 ICBS VS. VCB



3. 3 I_{COH} vs. V_{CO}




3. 4 Icol vs. Vco



■ Power Dissipation

SOT-23-6



 Board
 Power Dissipation (PD)

 A
 0.63 W

 B
 0.81 W


 C


 D

 E

SOT-23-3/3S/5/6 Test Board

(1) Board A






Item		Specification	
Size [mm]		114.3 x 76.2 x t1.6	
Material		FR-4	
Number of copper foil layer		2	
	1	Land pattern and wiring for testing: t0.070	
Copper foil layer [mm]	2	-	
Copper foil layer [min]	3	-	
	4	74.2 x 74.2 x t0.070	
Thermal via		-	


(2) Board B




Item		Specification		
Size [mm]		114.3 x 76.2 x t1.6		
Material		FR-4		
Number of copper foil la	ayer	4		
	1	Land pattern and wiring for testing: t0.070		
Copper foil layer [mm]	2	74.2 x 74.2 x t0.035		
Copper foil layer [min]	3	74.2 x 74.2 x t0.035		
	4	74.2 x 74.2 x t0.070		
Thermal via		-		

No. SOT23x-A-Board-SD-2.0









No. MP006-A-P-SD-2.1

TITLE	SOT236-A-PKG Dimensions					
No.	MP006-A-P-SD-2.1					
ANGLE	*					
UNIT	mm					
ABLIC Inc.						



No. MP006-A-C-SD-3.1

TITLE	SOT236-A-Carrier Tape					
No.	MP006-A-C-SD-3.1					
ANGLE						
UNIT	mm					
ABLIC Inc.						



TITLE	SOT236-A-Reel				
No.	MP006-A-R-SD-2.1				
ANGLE	QTY 3,000				
UNIT	mm				
ABLIC Inc.					

Disclaimers (Handling Precautions)

- 1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
- 2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
 - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
- 3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
- 4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
 - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
- 5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
- 6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
- 7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
- 8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments.
 - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
- 9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
 - The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.
- 10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
- 11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
- 12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
- 13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
- 14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative.
- 15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.

