



## **Cyclone III Device Handbook, Volume 1**

---



101 Innovation Drive  
San Jose, CA 95134  
[www.altera.com](http://www.altera.com)

Copyright © 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. RSDS and PPDS are registered trademarks of National Semiconductor. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



<b>About this Handbook</b> .....	About-1
How to Contact Altera .....	About-1
Typographic Conventions .....	About-1
<b>Chapter 1. Cyclone III Device Family Overview</b>	
Introduction .....	1-1
Cyclone III Device Family Features .....	1-1
Lowest Power FPGAs .....	1-1
Design Security Feature .....	1-2
Increased System Integration .....	1-2
Cyclone III Device Family Architecture .....	1-6
Logic Elements and Logic Array Blocks .....	1-6
Memory Blocks .....	1-6
Embedded Multipliers and Digital Signal Processing Support .....	1-7
Clock Networks and PLLs .....	1-7
I/O Features .....	1-8
High-Speed Differential Interfaces .....	1-8
Auto-Calibrating External Memory Interfaces .....	1-8
Support for Industry-Standard Embedded Processors .....	1-9
Hot Socketing and Power-On-Reset .....	1-9
SEU Mitigation .....	1-9
JTAG Boundary Scan Testing .....	1-10
Quartus II Software Support .....	1-10
Configuration .....	1-10
Remote System Upgrades .....	1-11
Design Security (Cyclone III LS Devices Only) .....	1-11
Reference and Ordering Information .....	1-12
Chapter Revision History .....	1-13
<b>Chapter 2. Logic Elements and Logic Array Blocks in Cyclone III Devices</b>	
Introduction .....	2-1
LEs .....	2-1
LE Features .....	2-2
LEs Operating Modes .....	2-3
Normal Mode .....	2-3
Arithmetic Mode .....	2-4
LABs .....	2-5
Topology .....	2-5
LAB Interconnects .....	2-6
LAB Control Signals .....	2-6
Chapter Revision History .....	2-8

### Chapter 3. Memory Blocks in Cyclone III Devices

Introduction	3-1
Overview	3-1
Control Signals	3-3
Parity Bit Support	3-3
Byte Enable Support	3-4
Packed Mode Support	3-5
Address Clock Enable Support	3-5
Mixed-Width Support	3-7
Asynchronous Clear	3-7
Memory Modes	3-8
Single-Port Mode	3-8
Simple Dual-Port Mode	3-10
True Dual-Port Mode	3-11
Shift Register Mode	3-13
ROM Mode	3-14
FIFO Buffer Mode	3-14
Clocking Modes	3-15
Independent Clock Mode	3-15
I/O Clock Mode	3-15
Read or Write Clock Mode	3-16
Single-Clock Mode	3-16
Design Considerations	3-16
Read-During-Write Operations	3-16
Same-Port Read-During-Write Mode	3-17
Mixed-Port Read-During-Write Mode	3-18
Conflict Resolution	3-18
Power-Up Conditions and Memory Initialization	3-19
Power Management	3-19
Chapter Revision History	3-19

### Chapter 4. Embedded Multipliers in Cyclone III Devices

Introduction	4-1
Embedded Multiplier Block Overview	4-1
Architecture	4-3
Input Registers	4-4
Multiplier Stage	4-4
Output Registers	4-5
Operational Modes	4-5
18-Bit Multipliers	4-5
9-Bit Multipliers	4-6
Chapter Revision History	4-8

### Chapter 5. Clock Networks and PLLs in Cyclone III Devices

Introduction	5-1
Clock Networks	5-1
GCLK Network	5-1
Clock Control Block	5-4
GCLK Network Clock Source Generation	5-6
GCLK Network Power Down	5-7
ckena Signals	5-8
PLLs in Cyclone III Family Devices	5-9

Cyclone III Family Devices PLL	5–10
Cyclone III Family Devices PLL Hardware Overview	5–10
External Clock Outputs	5–10
Clock Feedback Modes	5–12
Source-Synchronous Mode	5–12
No Compensation Mode	5–13
Normal Mode	5–13
Zero Delay Buffer Mode	5–14
Hardware Features	5–15
Clock Multiplication and Division	5–15
Post-Scale Counter Cascading	5–16
Programmable Duty Cycle	5–16
PLL Control Signals	5–17
pfdena	5–17
areset	5–17
locked	5–17
Clock Switchover	5–18
Automatic Clock Switchover	5–18
Manual Override	5–20
Manual Clock Switchover	5–20
Guidelines	5–21
Programmable Bandwidth	5–22
Phase Shift Implementation	5–22
PLL Cascading	5–24
PLL Reconfiguration	5–24
PLL Reconfiguration Hardware Implementation	5–25
Post-Scale Counters (C0 to C4)	5–27
Scan Chain Description	5–27
Charge Pump and Loop Filter	5–29
Bypassing PLL Counter	5–29
Dynamic Phase Shifting	5–30
Spread-Spectrum Clocking	5–32
PLL Specifications	5–32
Chapter Revision History	5–33

## Chapter 6. Cyclone III Device I/O Features

Introduction	6–1
Cyclone III Family Devices I/O Elements	6–1
I/O Element Features	6–2
Programmable Current Strength	6–2
Slew Rate Control	6–4
Open-Drain Output	6–4
Bus Hold	6–4
Programmable Pull-Up Resistor	6–5
Programmable Delay	6–5
PCI-Clamp Diode	6–6
LVDS Transmitter Programmable Pre-Emphasis	6–6
OCT Support	6–7
On-Chip Series Termination with Calibration	6–8
On-Chip Series Termination Without Calibration	6–10
I/O Standards	6–11
Termination Scheme for I/O Standards	6–13
Voltage-Referenced I/O Standard Termination	6–13
Differential I/O Standard Termination	6–14

I/O Banks .....	6-16
High-Speed Differential Interfaces .....	6-20
External Memory Interfacing .....	6-20
Pad Placement and DC Guidelines .....	6-21
Pad Placement .....	6-21
DC Guidelines .....	6-21
Chapter Revision History .....	6-21

## **Chapter 7. High-Speed Differential Interfaces in Cyclone III Devices**

Introduction .....	7-1
High-Speed I/O Interface .....	7-1
High-Speed I/O Standards Support .....	7-7
LVDS I/O Standard Support in Cyclone III Family Devices .....	7-7
Designing with LVDS .....	7-8
BLVDS I/O Standard Support in Cyclone III Family Devices .....	7-8
Designing with BLVDS .....	7-9
RSDS, Mini-LVDS, and PPDS I/O Standard Support in Cyclone III Family Devices .....	7-10
Designing with RSDS, Mini-LVDS, and PPDS .....	7-10
LVPECL I/O Support in Cyclone III Family Devices .....	7-12
Differential SSTL I/O Standard Support in Cyclone III Family Devices .....	7-13
Differential HSTL I/O Standard Support in Cyclone III Family Devices .....	7-14
True Output Buffer Feature .....	7-15
Programmable Pre-Emphasis .....	7-15
High-Speed I/O Timing .....	7-16
Design Guidelines .....	7-17
Differential Pad Placement Guidelines .....	7-17
Board Design Considerations .....	7-17
Software Overview .....	7-18
Chapter Revision History .....	7-19

## **Chapter 8. External Memory Interfaces in Cyclone III Devices**

Introduction .....	8-1
Cyclone III Family Devices Memory Interfaces Pin Support .....	8-5
Data and Data Clock/Strobe Pins .....	8-5
Optional Parity, DM, and Error Correction Coding Pins .....	8-13
Address and Control/Command Pins .....	8-14
Memory Clock Pins .....	8-14
Cyclone III Family Devices Memory Interfaces Features .....	8-14
DDR Input Registers .....	8-14
DDR Output Registers .....	8-15
OCT .....	8-17
PLL .....	8-17
Chapter Revision History .....	8-18

## Chapter 9. Configuration, Design Security, and Remote System Upgrades in Cyclone III Devices

Introduction	9-1
Configuration	9-2
Configuration Features	9-2
Configuration Data Decompression	9-3
Configuration Requirement	9-5
Power-On Reset (POR) Circuit	9-5
Configuration File Size	9-6
Configuration and JTAG Pin I/O Requirements	9-7
Configuration Process	9-8
Power Up	9-8
Reset	9-8
Configuration	9-9
Configuration Error	9-9
Initialization	9-9
User Mode	9-10
Configuration Scheme	9-10
AS Configuration (Serial Configuration Devices)	9-12
Single-Device AS Configuration	9-12
Multi-Device AS Configuration	9-14
Configuring Multiple Cyclone III Family Devices with the Same Design	9-16
Guidelines for Connecting Serial Configuration Device to Cyclone III Device Family on AS Interface	9-20
Programming Serial Configuration Devices	9-20
AP Configuration (Supported Flash Memories)	9-23
AP Configuration Supported Flash Memories	9-24
Single-Device AP Configuration	9-25
Multi-Device AP Configuration	9-27
Byte-Wide Multi-Device AP Configuration	9-28
Word-Wide Multi-Device AP Configuration	9-28
Guidelines for Connecting Parallel Flash to Cyclone III Devices for AP Interface	9-30
Configuring With Multiple Bus Masters	9-30
Estimating AP Configuration Time	9-32
Programming Parallel Flash Memories	9-33
PS Configuration	9-34
PS Configuration Using an External Host	9-35
PS Configuration Timing	9-38
PS Configuration Using a Download Cable	9-40
FPP Configuration	9-43
FPP Configuration Using an External Host	9-43
FPP Configuration Timing	9-47
JTAG Configuration	9-48
Configuring Cyclone III Family Devices with Jam STAPL	9-57
Configuring Cyclone III Family Devices with the JRunner Software Driver	9-57
Combining JTAG and AS Configuration Schemes	9-57
Programming Serial Configuration Devices In-System Using the JTAG Interface	9-59
JTAG Instructions	9-61
Overriding the Internal Oscillator	9-65
Changing the Start Boot Address of the AP Flash	9-66
Device Configuration Pins	9-67

Design Security .....	9-73
Cyclone III LS Design Security Protection .....	9-73
Security Against Copying .....	9-73
Security Against Reverse Engineering .....	9-73
Security Against Tampering .....	9-73
AES Decryption Block .....	9-73
Key Storage .....	9-74
Cyclone III LS Design Security Solution .....	9-75
Available Security Modes .....	9-76
Volatile Key .....	9-76
No Key Operation .....	9-76
FACTORY Mode .....	9-76
Remote System Upgrade .....	9-77
Functional Description .....	9-77
Enabling Remote Update .....	9-79
Configuration Image Types .....	9-79
Remote System Upgrade Mode .....	9-79
Overview .....	9-79
Remote Update Mode .....	9-79
Dedicated Remote System Upgrade Circuitry .....	9-82
Remote System Upgrade Registers .....	9-83
Remote System Upgrade State Machine .....	9-86
User Watchdog Timer .....	9-87
Quartus II Software Support .....	9-88
Chapter Revision History .....	9-89

## **Chapter 10. Hot-Socketing and Power-On Reset in Cyclone III Devices**

Introduction .....	10-1
Hot-Socketing Specifications .....	10-1
Devices Driven Before Power-Up .....	10-1
I/O Pins Remain Tristated During Power-Up .....	10-2
Hot-Socketing Feature Implementation .....	10-3
POR Circuitry .....	10-4
Chapter Revision History .....	10-5

## **Chapter 11. SEU Mitigation in Cyclone III Devices**

Introduction .....	11-1
Error Detection Fundamentals .....	11-1
Configuration Error Detection .....	11-2
User Mode Error Detection .....	11-2
Automated SEU Detection .....	11-3
Error Detection Pin Description .....	11-3
CRC_ERROR Pin .....	11-4
Error Detection Block .....	11-4
Error Detection Registers .....	11-5
Error Detection Timing .....	11-5
Software Support .....	11-7
Accessing Error Detection Block Through User Logic .....	11-8
Recovering from CRC Errors .....	11-10
Chapter Revision History .....	11-11

---

**Chapter 12. IEEE 1149.1 (JTAG) Boundary-Scan Testing for Cyclone III Devices**

Introduction .....	12-1
IEEE Std. 1149.1 BST Architecture .....	12-1
IEEE Std. 1149.1 BST Operation Control .....	12-2
I/O Voltage Support in a JTAG Chain .....	12-5
Guidelines for IEEE Std. 1149.1 BST .....	12-6
Boundary-Scan Description Language Support .....	12-7
Chapter Revision History .....	12-7



The chapters in this book, Cyclone III Device Handbook, Volume 1, were revised on the following dates. Where chapters or groups of chapters are available separately, part numbers are listed.

- Chapter 1 Cyclone III Device Family Overview  
Revised: *July 2009*  
Part Number: *CIII51001-2.1*
  
- Chapter 2 Logic Elements and Logic Array Blocks in Cyclone III Devices  
Revised: *July 2009*  
Part Number: *CIII51002-2.1*
  
- Chapter 3 Memory Blocks in Cyclone III Devices  
Revised: *July 2009*  
Part Number: *CIII51004-2.1*
  
- Chapter 4 Embedded Multipliers in Cyclone III Devices  
Revised: *July 2009*  
Part Number: *CIII51005-2.1*
  
- Chapter 5 Clock Networks and PLLs in Cyclone III Devices  
Revised: *July 2009*  
Part Number: *CIII51006-3.1*
  
- Chapter 6 Cyclone III Device I/O Features  
Revised: *July 2009*  
Part Number: *CIII51007-3.1*
  
- Chapter 7 High-Speed Differential Interfaces in Cyclone III Devices  
Revised: *July 2009*  
Part Number: *CIII51008-3.1*
  
- Chapter 8 External Memory Interfaces in Cyclone III Devices  
Revised: *July 2009*  
Part Number: *CIII51009-2.1*
  
- Chapter 9 Configuration, Design Security, and Remote System Upgrades in Cyclone III Devices  
Revised: *July 2009*  
Part Number: *CIII51016-1.1*

Chapter 10 Hot-Socketing and Power-On Reset in Cyclone III Devices

Revised: *July 2009*

Part Number: *CIII51011-3.1*

Chapter 11 SEU Mitigation in Cyclone III Devices

Revised: *July 2009*

Part Number: *CIII51013-2.1*

Chapter 12 IEEE 1149.1 (JTAG) Boundary-Scan Testing for Cyclone III Devices

Revised: *July 2009*

Part Number: *CIII51014-2.1*

This handbook provides comprehensive information about the Altera® Cyclone III device family.

## How to Contact Altera

For the most up-to-date information about Altera products, refer to the following table.

Contact (1)	Contact Method	Address
Technical support	Website	<a href="http://www.altera.com/support">www.altera.com/support</a>
Technical training	Website	<a href="http://www.altera.com/training">www.altera.com/training</a>
	Email	<a href="mailto:custrain@altera.com">custrain@altera.com</a>
Product literature	Website	<a href="http://www.altera.com/literature">www.altera.com/literature</a>
Altera literature services	Email	<a href="mailto:literature@altera.com">literature@altera.com</a>
Non-technical support (General) (Software Licensing)	Email	<a href="mailto:nacomp@altera.com">nacomp@altera.com</a>
	Email	<a href="mailto:authorization@altera.com">authorization@altera.com</a>

**Note to table:**

(1) You can also contact your local Altera sales office or sales representative.

## Typographic Conventions

This document uses the typographic conventions shown below.

Visual Cue	Meaning
<b>Bold Type with Initial Capital Letters</b>	Command names, dialog box titles, checkbox options, and dialog box options are shown in bold, initial capital letters. Example: <b>Save As</b> dialog box.
<b>bold type</b>	External timing parameters, directory names, project names, disk drive names, filenames, filename extensions, and software utility names are shown in bold type. Examples: <b>f<sub>MAX</sub></b> , <b>\qdesigns</b> directory, <b>d:</b> drive, <b>chiptrip.gdf</b> file.
<i>Italic Type with Initial Capital Letters</i>	Document titles are shown in italic type with initial capital letters. Example: <i>AN 75: High-Speed Board Design</i> .
<i>Italic type</i>	Internal timing parameters and variables are shown in italic type. Examples: <i>tPIA</i> , <i>n + 1</i> . Variable names are enclosed in angle brackets (< >) and shown in italic type. Example: <i>&lt;file name&gt;</i> , <i>&lt;project name&gt;.pdf</i> file.
Initial Capital Letters	Keyboard keys and menu names are shown with initial capital letters. Examples: Delete key, the Options menu.
"Subheading Title"	References to sections in a document and titles of on-line help topics are shown in quotation marks. Example: "Typographic Conventions."

Visual Cue	Meaning
Courier type	Signal and port names are shown in lowercase Courier type. Examples: <code>data1</code> , <code>tdi</code> , <code>input</code> . Active-low signals are denoted by suffix <code>n</code> , e.g., <code>resetn</code> .  Anything that must be typed exactly as it appears is shown in Courier type. For example: <code>c:\qdesigns\tutorial\chiptrip.gdf</code> . Also, sections of an actual file, such as a Report File, references to parts of files (e.g., the AHDL keyword <code>SUBDESIGN</code> ), as well as logic function names (e.g., <code>TRI</code> ) are shown in Courier.
1., 2., 3., and a., b., c., etc.	Numbered steps are used in a list of items when the sequence of the items is important, such as the steps listed in a procedure.
■ ● •	Bullets are used in a list of items when the sequence of the items is not important.
✓	The checkmark indicates a procedure that consists of one step only.
✋	The hand points to information that requires special attention.
	The caution indicates required information that needs special consideration and understanding and should be read prior to starting or continuing with the procedure or process.
	The warning indicates information that should be read prior to starting or continuing the procedure or processes.
↵	The angled arrow indicates you should press the Enter key.
	The feet direct you to more information on a particular topic.

This section provides a complete overview of all features relating to the Cyclone® III device family, which is the most architecturally advanced, high-performance, low-power FPGA in the market place. This section includes the following chapters:

- [Chapter 1, Cyclone III Device Family Overview](#)
- [Chapter 2, Logic Elements and Logic Array Blocks in Cyclone III Devices](#)
- [Chapter 3, Memory Blocks in Cyclone III Devices](#)
- [Chapter 4, Embedded Multipliers in Cyclone III Devices](#)
- [Chapter 5, Clock Networks and PLLs in Cyclone III Devices](#)

## Revision History

Refer to each chapter for its own specific revision history. For information about when each chapter was updated, refer to the Chapter Revision Dates section, which appears in the complete handbook.



## Introduction

Cyclone® III device family offers a unique combination of high functionality, low power and low cost. Based on Taiwan Semiconductor Manufacturing Company (TSMC) low-power (LP) process technology, silicon optimizations and software features to minimize power consumption, Cyclone III device family provides the ideal solution for your high-volume, low-power, and cost-sensitive applications. To address the unique design needs, Cyclone III device family offers the following two variants:

- Cyclone III: lowest power, high functionality with the lowest cost
- Cyclone III LS: lowest power FPGAs with security

With densities ranging from 5K to 200K logic elements (LEs) and 0.5 Mbits to 8 Mbits of memory for less than ¼ watt of static power consumption, Cyclone III device family makes it easier for you to meet your power budget. Cyclone III LS devices are the first to implement a suite of security features at the silicon, software, and intellectual property (IP) level on a low-power and high-functionality FPGA platform. This suite of security features protects the IP from tampering, reverse engineering and cloning. In addition, Cyclone III LS devices support design separation which enables you to introduce redundancy in a single chip to reduce size, weight, and power of your application. This chapter contains the following sections:

- “Cyclone III Device Family Features” on page 1-1
- “Cyclone III Device Family Architecture” on page 1-6
- “Reference and Ordering Information” on page 1-12

## Cyclone III Device Family Features

Cyclone III device family offers the following features:

### Lowest Power FPGAs

- Lowest power consumption due to:
  - TSMC low-power process technology
  - Altera® power-aware design flow
- Low-power operation offers the following benefits:
  - Extended battery life for portable and handheld applications
  - Reduced or eliminated cooling system costs
  - Operation in thermally-challenged environments
- Hot-socketing operation support

## Design Security Feature

Cyclone III LS devices offer the following design security features:

- Configuration security using advanced encryption standard (AES) with 256-bit volatile key
- Routing architecture optimized for design separation flow with the Quartus® II software
  - Design separation flow achieves both physical and functional isolation between design partitions
- Ability to disable external JTAG port
- Error Detection (ED) Cycle Indicator to core
  - Provides a pass or fail indicator at every ED cycle
  - Provides visibility over intentional or unintentional change of configuration random access memory (CRAM) bits
- Ability to clear contents of the FPGA logic, CRAM, embedded memory, and AES key
- Internal oscillator enables system monitor and health check capabilities

## Increased System Integration

- High memory-to-logic and multiplier-to-logic ratio
- High I/O count, low-and mid-range density devices for user I/O constrained applications
  - Adjustable I/O slew rates to improve signal integrity
  - Supports I/O standards such as LVTTTL, LVCMOS, SSTL, HSTL, PCI, PCI-X, LVPECL, bus LVDS (BLVDS), LVDS, mini-LVDS, RSDS, and PPDS
  - Supports the multi-value on-chip termination (OCT) calibration feature to eliminate variations over process, voltage, and temperature (PVT)
- Four phase-locked loops (PLLs) per device provide robust clock management and synthesis for device clock management, external system clock management, and I/O interfaces
  - Five outputs per PLL
  - Cascadable to save I/Os, ease PCB routing, and reduce jitter
  - Dynamically reconfigurable to change phase shift, frequency multiplication or division, or both, and input frequency in the system without reconfiguring the device
- Remote system upgrade without the aid of an external controller
- Dedicated cyclical redundancy code checker circuitry to detect single-event upset (SEU) issues
- Nios® II embedded processor for Cyclone III device family, offering low cost and custom-fit embedded processing solutions

- Wide collection of pre-built and verified IP cores from Altera and Altera Megafunction Partners Program (AMPP) partners
- Supports high-speed external memory interfaces such as DDR, DDR2, SDR SDRAM, and QDRII SRAM
  - Auto-calibrating PHY feature eases the timing closure process and eliminates variations with PVT for DDR, DDR2, and QDRII SRAM interfaces

Cyclone III device family supports vertical migration that allows you to migrate your device to other devices with the same dedicated pins, configuration pins, and power pins for a given package-across device densities. This allows you to optimize device density and cost as your design evolves.

Table 1-1 shows Cyclone III device family features.

**Table 1-1.** Cyclone III Device Family Features

Family	Device	Logic Elements	Number of M9K Blocks	Total RAM Bits	18 x 18 Multipliers	PLLs	Global Clock Networks	Maximum User I/Os
Cyclone III	EP3C5	5,136	46	423,936	23	2	10	182
	EP3C10	10,320	46	423,936	23	2	10	182
	EP3C16	15,408	56	516,096	56	4	20	346
	EP3C25	24,624	66	608,256	66	4	20	215
	EP3C40	39,600	126	1,161,216	126	4	20	535
	EP3C55	55,856	260	2,396,160	156	4	20	377
	EP3C80	81,264	305	2,810,880	244	4	20	429
	EP3C120	119,088	432	3,981,312	288	4	20	531
Cyclone III LS	EP3CLS70	70,208	333	3,068,928	200	4	20	413
	EP3CLS100	100,448	483	4,451,328	276	4	20	413
	EP3CLS150	150,848	666	6,137,856	320	4	20	413
	EP3CLS200	198,464	891	8,211,456	396	4	20	413

Table 1-2 shows Cyclone III device family package options, I/O pins, and differential channel counts.

**Table 1-2.** Cyclone III Device Family Package Options, I/O pin and Differential Channel Counts (Note 1), (2), (3), (4), (5)

Family	Package	E144 (7)	M164	P240	F256	U256	F324	F484	U484	F780
Cyclone III (8)	EP3C5	94, 22	106, 28	—	182, 68	182, 68	—	—	—	—
	EP3C10	94, 22	106, 28	—	182, 68	182, 68	—	—	—	—
	EP3C16	84, 19	92, 23	160, 47	168, 55	168, 55	—	346, 140	346, 140	—
	EP3C25	82, 18	—	148, 43	156, 54	156, 54	215, 83	—	—	—
	EP3C40	—	—	128, 26	—	—	195, 61	331, 127	331, 127	535, 227 (6)
	EP3C55	—	—	—	—	—	—	327, 135	327, 135	377, 163
	EP3C80	—	—	—	—	—	—	295, 113	295, 113	429, 181
	EP3C120	—	—	—	—	—	—	283, 106	—	531, 233
Cyclone III LS	EP3CLS70	—	—	—	—	—	—	278, 113	278, 113	413, 181
	EP3CLS100	—	—	—	—	—	—	278, 113	278, 113	413, 181
	EP3CLS150	—	—	—	—	—	—	210, 87	—	413, 181
	EP3CLS200	—	—	—	—	—	—	210, 87	—	413, 181

**Notes to Table 1-2:**

- (1) For each device package, the first number indicates the number of the I/O pin; the second number indicates the differential channel count.
- (2) For more information about device packaging specifications, refer to the [Altera Device Package Information Data Sheet](#).
- (3) The I/O pin numbers are the maximum I/O counts (including clock input pins) supported by the device package combination and can be affected by the configuration scheme selected for the device.
- (4) All packages are available in lead-free and leaded options.
- (5) Vertical migration is not supported between Cyclone III and Cyclone III LS devices.
- (6) The EP3C40 device in the F780 package supports restricted vertical migration. Maximum user I/Os are restricted to 510 I/Os if you enable migration to the EP3C120 and are using voltage referenced I/O standards. If you are not using voltage referenced I/O standards, you can increase the maximum number of I/Os.
- (7) The E144 package has an exposed pad at the bottom of the package. This exposed pad is a ground pad that must be connected to the ground plane on your PCB. Use this exposed pad for electrical connectivity and not for thermal purposes.
- (8) All Cyclone III device UBGA packages are supported by the Quartus II software version 7.1 SP1 and later, with the exception of the UBGA packages of EP3C16, which are supported by the Quartus II software version 7.2.

Table 1-3 shows Cyclone III device family package sizes.

**Table 1-3.** Cyclone III Device Family Package Sizes

Family	Package	Pitch (mm)	Nominal Area (mm <sup>2</sup> )	Length x Width (mm x mm)	Height (mm)
Cyclone III	E144	0.5	484	22 x 22	1.60
	M164	0.5	64	8 x 8	1.40
	P240	0.5	1197	34.6 x 34.6	4.10
	F256	1.0	289	17 x 17	1.55
	U256	0.8	196	14 x 14	2.20
	F324	1.0	361	19 x 19	2.20
	F484	1.0	529	23 x 23	2.60
	U484	0.8	361	19 x 19	2.20
	F780	1.0	841	29 x 29	2.60
Cyclone III LS	F484	1.0	529	23 x 23	2.60
	U484	0.8	361	19 x 19	2.20
	F780	1.0	841	29 x 29	2.60

Table 1-4 shows Cyclone III device family speed grades.

**Table 1-4.** Cyclone III Device Family Speed Grades

Family	Device	E144	M164	P240	F256	U256	F324	F484	U484	F780
Cyclone III	EP3C5	C7,C8,I7,A7	C7,C8,I7	—	C6,C7,C8,I7,A7	C6,C7,C8,I7,A7	—	—	—	—
	EP3C10	C7,C8,I7,A7	C7,C8,I7	—	C6,C7,C8,I7,A7	C6,C7,C8,I7,A7	—	—	—	—
	EP3C16	C7,C8,I7,A7	C7,C8,I7	C8	C6,C7,C8,I7,A7	C6,C7,C8,I7,A7	—	C6,C7,C8,I7,A7	C6,C7,C8,I7,A7	—
	EP3C25	C7,C8,I7,A7	—	C8	C6,C7,C8,I7,A7	C6,C7,C8,I7,A7	C6,C7,C8,I7,A7	—	—	—
	EP3C40	—	—	C8	—	—	C6,C7,C8,I7,A7	C6,C7,C8,I7,A7	C6,C7,C8,I7,A7	C6,C7,C8,I7
	EP3C55	—	—	—	—	—	—	C6,C7,C8,I7	C6,C7,C8,I7	C6,C7,C8,I7
	EP3C80	—	—	—	—	—	—	C6,C7,C8,I7	C6,C7,C8,I7	C6,C7,C8,I7
	EP3C120	—	—	—	—	—	—	C7,C8,I7	-	C7,C8,I7
Cyclone III LS	EP3CLS70	—	—	—	—	—	—	C7,C8,I7	C7,C8,I7	C7,C8,I7
	EP3CLS100	—	—	—	—	—	—	C7,C8,I7	C7,C8,I7	C7,C8,I7
	EP3CLS150	—	—	—	—	—	—	C7,C8,I7	—	C7,C8,I7
	EP3CLS200	—	—	—	—	—	—	C7,C8,I7	—	C7,C8,I7

Table 1-5 shows Cyclone III device family configuration schemes.

**Table 1-5.** Cyclone III Device Family Configuration Schemes

Configuration Scheme	Cyclone III	Cyclone III LS
Active serial (AS)	✓	✓
Active parallel (AP)	✓	—
Passive serial (PS)	✓	✓
Fast passive parallel (FPP)	✓	✓
Joint Test Action Group (JTAG)	✓	✓

## Cyclone III Device Family Architecture

Cyclone III device family includes a customer-defined feature set that is optimized for portable applications and offers a wide range of density, memory, embedded multiplier, and I/O options. Cyclone III device family supports numerous external memory interfaces and I/O protocols that are common in high-volume applications. The Quartus II software features and parameterizable IP cores make it easier for you to use the Cyclone III device family interfaces and protocols.

The following sections provide an overview of the Cyclone III device family features.

### Logic Elements and Logic Array Blocks

The logic array block (LAB) consists of 16 logic elements and a LAB-wide control block. An LE is the smallest unit of logic in the Cyclone III device family architecture. Each LE has four inputs, a four-input look-up table (LUT), a register, and output logic. The four-input LUT is a function generator that can implement any function with four variables.



For more information about LEs and LABs, refer to the *Logic Elements and Logic Array Blocks in Cyclone III Devices* chapter in volume 1 of the *Cyclone III Device Handbook*.

### Memory Blocks

Each M9K memory block of the Cyclone III device family provides nine Kbits of on-chip memory capable of operating at up to 315 MHz for Cyclone III devices and up to 274 MHz for Cyclone III LS devices. The embedded memory structure consists of M9K memory blocks columns that you can configure as RAM, first-in first-out (FIFO) buffers, or ROM. The Cyclone III device family memory blocks are optimized for applications such as high throughput packet processing, embedded processor program, and embedded data storage.

The Quartus II software allows you to take advantage of the M9K memory blocks by instantiating memory using a dedicated megafunction wizard or by inferring memory directly from the VHDL or Verilog source code.

M9K memory blocks support single-port, simple dual-port, and true dual-port operation modes. Single-port mode and simple dual-port mode are supported for all port widths with a configuration of  $\times 1$ ,  $\times 2$ ,  $\times 4$ ,  $\times 8$ ,  $\times 9$ ,  $\times 16$ ,  $\times 18$ ,  $\times 32$ , and  $\times 36$ . True dual-port is supported in port widths with a configuration of  $\times 1$ ,  $\times 2$ ,  $\times 4$ ,  $\times 8$ ,  $\times 9$ ,  $\times 16$ , and  $\times 18$ .

 For more information about memory blocks, refer to the *Memory Blocks in Cyclone III Devices* chapter in volume 1 of the *Cyclone III Device Handbook*.

## Embedded Multipliers and Digital Signal Processing Support

Cyclone III devices support up to 288 embedded multiplier blocks and Cyclone III LS devices support up to 396 embedded multiplier blocks. Each block supports one individual  $18 \times 18$ -bit multiplier or two individual  $9 \times 9$ -bit multipliers.

The Quartus II software includes megafunctions that are used to control the operation mode of the embedded multiplier blocks based on user parameter settings. Multipliers can also be inferred directly from the VHDL or Verilog source code. In addition to embedded multipliers, Cyclone III device family includes a combination of on-chip resources and external interfaces, making them ideal for increasing performance, reducing system cost, and lowering the power consumption of digital signal processing (DSP) systems. You can use Cyclone III device family alone or as DSP device co-processors to improve price-to-performance ratios of DSP systems.

The Cyclone III device family DSP system design support includes the following features:

- DSP IP cores:
  - Common DSP processing functions such as finite impulse response (FIR), fast Fourier transform (FFT), and numerically controlled oscillator (NCO) functions
  - Suites of common video and image processing functions
- Complete reference designs for end-market applications
- DSP Builder interface tool between the Quartus II software and the MathWorks Simulink and MATLAB design environments
- DSP development kits

 For more information about embedded multipliers and digital signal processing support, refer to the *Embedded Multipliers in Cyclone III Devices* chapter in volume 1 of the *Cyclone III Device Handbook*.

## Clock Networks and PLLs

Cyclone III device family includes 20 global clock networks. You can drive global clock signals from dedicated clock pins, dual-purpose clock pins, user logic, and PLLs. Cyclone III device family includes up to four PLLs with five outputs per PLL to provide robust clock management and synthesis. You can use PLLs for device clock management, external system clock management, and I/O interfaces.

You can dynamically reconfigure the Cyclone III device family PLLs to enable auto-calibration of external memory interfaces while the device is in operation. This feature enables the support of multiple input source frequencies and corresponding multiplication, division, and phase shift requirements. PLLs in Cyclone III device family may be cascaded to generate up to ten internal clocks and two external clocks on output pins from a single external clock source.

- For more PLL specifications and information, refer to the *Cyclone III Device Data Sheet*, *Cyclone III LS Device Data Sheet*, and *Clock Networks and PLLs in Cyclone III Devices* chapters in the *Cyclone III Device Handbook*.

## I/O Features

Cyclone III device family has eight I/O banks. All I/O banks support single-ended and differential I/O standards listed in [Table 1-6](#).

**Table 1-6.** Cyclone III Device Family I/O Standards Support

Type	I/O Standard
Single-Ended I/O	LVTTTL, LVCMOS, SSTL, HSTL, PCI, and PCI-X
Differential I/O	SSTL, HSTL, LVPECL, BLVDS, LVDS, mini-LVDS, RSDS, and PPDS

The Cyclone III device family I/O also supports programmable bus hold, programmable pull-up resistors, programmable delay, programmable drive strength, programmable slew-rate control to optimize signal integrity, and hot socketing. Cyclone III device family supports calibrated on-chip series termination ( $R_s$  OCT) or driver impedance matching ( $R_s$ ) for single-ended I/O standards, with one OCT calibration block per side.

- For more information, refer to the *Cyclone III Device I/O Features* chapter in volume 1 of the *Cyclone III Device Handbook*.

## High-Speed Differential Interfaces

Cyclone III device family supports high-speed differential interfaces such as BLVDS, LVDS, mini-LVDS, RSDS, and PPDS. These high-speed I/O standards in Cyclone III device family provide high data throughput using a relatively small number of I/O pins and are ideal for low-cost applications. Dedicated differential output drivers on the left and right I/O banks can send data rates at up to 875 Mbps for Cyclone III devices and up to 740 Mbps for Cyclone III LS devices, without the need for external resistors. This saves board space or simplifies PCB routing. Top and bottom I/O banks support differential transmission (with the addition of an external resistor network) data rates at up to 640 Mbps for both Cyclone III and Cyclone III LS devices.

- For more information, refer to the *High-Speed Differential Interfaces in Cyclone III Devices* chapter in volume 1 of the *Cyclone III Device Handbook*.

## Auto-Calibrating External Memory Interfaces

Cyclone III device family supports common memory types such as DDR, DDR2, SDR SDRAM, and QDR II SRAM. DDR2 SDRAM memory interfaces support data rates up to 400 Mbps for Cyclone III devices and 333 Mbps for Cyclone III LS devices. Memory interfaces are supported on all sides of Cyclone III device family. Cyclone III device family has the OCT, DDR output registers, and 8-to-36-bit programmable DQ group widths features to enable rapid and robust implementation of different memory standards.

An auto-calibrating megafunction is available in the Quartus II software for DDR and QDR memory interface PHYs. This megafunction is optimized to take advantage of the Cyclone III device family I/O structure, simplify timing closure requirements, and take advantage of the Cyclone III device family PLL dynamic reconfiguration feature to calibrate PVT changes.

 For more information, refer to the *External Memory Interfaces in Cyclone III Devices* chapter in volume 1 of the *Cyclone III Device Handbook*.

## Support for Industry-Standard Embedded Processors

To quickly and easily create system-level designs using Cyclone III device family, you can select among the ×32-bit soft processor cores: Freescale®V1 Coldfire, ARM® Cortex M1, or Altera Nios® II, along with a library of 50 other IP blocks when using the system-on-a-programmable-chip (SOPC) Builder tool. SOPC Builder is an Altera Quartus II design tool that facilitates system-integration of IP blocks in an FPGA design. The SOPC Builder automatically generates interconnect logic and creates a testbench to verify functionality, saving valuable design time.

Cyclone III device family expands the peripheral set, memory, I/O, or performance of legacy embedded processors. Single or multiple Nios II embedded processors are designed into Cyclone III device family to provide additional co-processing power, or even replace legacy embedded processors in your system. Using the Cyclone III device family and Nios II together provide low-cost, high-performance embedded processing solutions, which in turn allow you to extend the life cycle of your product and improve time-to-market over standard product solutions.

 Separate licensing of the Freescale and ARM embedded processors are required.

## Hot Socketing and Power-On-Reset

Cyclone III device family features hot socketing (also known as hot plug-in or hot swap) and power sequencing support without the use of external devices. You can insert or remove a board populated with one or more Cyclone III family devices during a system operation without causing undesirable effects to the running system bus or the board that was inserted into the system.

The hot socketing feature allows you to use FPGAs on PCBs that also contain a mixture of 3.3-V, 2.5-V, 1.8-V, 1.5-V, and 1.2-V devices. The Cyclone III device family hot socketing feature eliminates power-up sequence requirements for other devices on the board for proper FPGA operation.

 For more information about hot socketing and power-on-reset, refer to the *Hot-Socketing and Power-on-Reset in Cyclone III Devices* chapter in volume 1 of the *Cyclone III Device Handbook*.

## SEU Mitigation

Cyclone III LS devices offer built-in error detection circuitry to detect data corruption due to soft errors in the CRAM cells. This feature allows CRAM contents to be read and verified to match a configuration-computed CRC value. The Quartus II software activates the built-in 32-bit CRC checker, which is part of the Cyclone III LS device.

 For more information about SEU mitigation, refer to the *SEU Mitigation in Cyclone III Devices* chapter in volume 1 of the *Cyclone III Device Handbook*.

## JTAG Boundary Scan Testing

Cyclone III device family supports the JTAG IEEE Std. 1149.1 specification. The boundary-scan test (BST) architecture offers the capability to test pin connections without using physical test probes and captures functional data while a device is operating normally. Boundary-scan cells in the Cyclone III device family can force signals onto pins or capture data from pins or from logic array signals. Forced test data is serially shifted into the boundary-scan cells. Captured data is serially shifted out and externally compared to expected results. In addition to BST, you can use the IEEE Std. 1149.1 controller for the Cyclone III LS device in-circuit reconfiguration (ICR).

 For more information about JTAG boundary scan testing, refer to the *IEEE 1149.1 (JTAG) Boundary Scan Testing for Cyclone III Devices* chapter in volume 1 of the *Cyclone III Device Handbook*.

## Quartus II Software Support

The Quartus II software is the leading design software for performance and productivity. It is the only complete design solution for CPLDs, FPGAs, and ASICs in the industry. The Quartus II software includes an integrated development environment to accelerate system-level design and seamless integration with leading third-party software tools and flows.

The Cyclone III LS devices provide both physical and functional separation between security critical design partitions. Cyclone III LS devices offer isolation between design partitions. This ensures that device errors do not propagate from one partition to another, whether unintentional or intentional. The Quartus II software design separation flow facilitates the creation of separation regions in Cyclone III LS devices by tightly controlling the routing in and between the LogicLock regions. For ease of use, the separation flow integrates in the existing incremental compilation flow.

 For more information about the Quartus II software features, refer to the *Quartus II Handbook*.

## Configuration

Cyclone III device family uses SRAM cells to store configuration data. Configuration data is downloaded to Cyclone III device family each time the device powers up. Low-cost configuration options include the Altera EPCS family serial flash devices as well as commodity parallel flash configuration options. These options provide the flexibility for general-purpose applications and the ability to meet specific configuration and wake-up time requirements of the applications. Cyclone III device family supports the AS, PS, FPP, and JTAG configuration schemes. The AP configuration scheme is only supported in Cyclone III devices.

 For more information about configuration, refer to the *Configuration, Design Security, and Remote System Upgrades in Cyclone III Devices* chapter in volume 1 of the *Cyclone III Device Handbook*.

## Remote System Upgrades

Cyclone III device family offers remote system upgrade without an external controller. The remote system upgrade capability in Cyclone III device family allows system upgrades from a remote location. Soft logic (either the Nios II embedded processor or user logic) implemented in Cyclone III device family can download a new configuration image from a remote location, store it in configuration memory, and direct the dedicated remote system upgrade circuitry to start a reconfiguration cycle. The dedicated circuitry performs error detection during and after the configuration process, and can recover from an error condition by reverting to a safe configuration image. The dedicated circuitry also provides error status information. Cyclone III devices support remote system upgrade in the AS and AP configuration scheme. Cyclone III LS devices support remote system upgrade in the AS configuration scheme only.

 For more information, refer to the *Configuration, Design Security, and Remote System Upgrades in Cyclone III Devices* chapter in volume 1 of the *Cyclone III Device Handbook*.

## Design Security (Cyclone III LS Devices Only)


Cyclone III LS devices offer design security features which play a vital role in the large and critical designs in the competitive military and commercial environments. Equipped with the configuration bit stream encryption and anti-tamper features, Cyclone III LS devices protect your designs from copying, reverse engineering and tampering. The configuration security of Cyclone III LS devices uses AES with 256-bit security key.

 For more information, refer to the *Configuration, Design Security, and Remote System Upgrades in Cyclone III Devices* chapter in volume 1 of the *Cyclone III Device Handbook*.


# Reference and Ordering Information

Figure 1-1 and Figure 1-2 describe the ordering codes for Cyclone III and Cyclone III LS devices.

**Figure 1-1.** Cyclone III Device Packaging Ordering Information



**Figure 1-2.** Cyclone III LS Device Packaging Ordering Information



## Chapter Revision History

Table 1-7 shows the revision history for this chapter.

**Table 1-7.** Chapter Revision History

Date and Document Version	Changes Made	Summary of Changes
July 2009 v2.1	Minor edit to the hyperlinks	—
June 2009 v2.0	<ul style="list-style-type: none"> <li>■ Added Table 1-5</li> <li>■ Updated Table 1-1, Table 1-2, Table 1-3, and Table 1-4</li> <li>■ Updated “Introduction”, “Cyclone III Device Family Architecture”, “Embedded Multipliers and Digital Signal Processing Support”, “Clock Networks and PLLs”, “I/O Features”, “High-Speed Differential Interfaces”, “Auto-Calibrating External Memory Interfaces”, “Quartus II Software Support”, “Configuration”, and “Design Security (Cyclone III LS Devices Only)”</li> <li>■ Removed “Referenced Document” section</li> </ul>	Updated to include Cyclone III LS information
October 2008 v1.3	<ul style="list-style-type: none"> <li>■ Updated “Increased System Integration” section</li> <li>■ Updated “Memory Blocks” section</li> <li>■ Updated chapter to new template</li> </ul>	—
May 2008 v1.2	<ul style="list-style-type: none"> <li>■ Added 164-pin Micro FineLine Ball-Grid Array (MBGA) details to Table 1-2, Table 1-3 and Table 1-4</li> <li>■ Updated Figure 1-2 with automotive temperature information</li> <li>■ Updated “Increased System Integration” section, Table 1-6, and “High-Speed Differential Interfaces” section with BLVDS information</li> </ul>	—
July 2007 v1.1	<ul style="list-style-type: none"> <li>■ Removed the text “Spansion” in “Increased System Integration” and “Configuration” sections</li> <li>■ Removed trademark symbol from “MultiTrack” in “MultiTrack Interconnect”</li> <li>■ Removed registered trademark symbol from “Simulink” and “MATLAB” from “Embedded Multipliers and Digital Signal Processing Support” section</li> <li>■ Added chapter TOC and “Referenced Documents” section</li> </ul>	—
March 2007 v1.0	Initial release.	—



101 Innovation Drive  
San Jose, CA 95134  
[www.altera.com](http://www.altera.com)  
Technical Support  
[www.altera.com/support](http://www.altera.com/support)

Copyright © 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. RSDS and PPDS are registered trademarks of National Semiconductor. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



### Introduction

This chapter contains feature definitions for logic elements (LEs) and logic array blocks (LABs). Details are provided on how LEs work, how LABs contain groups of LEs, and how LABs interface with the other blocks in Cyclone® III family devices (Cyclone III and Cyclone III LS devices).


### LEs

LEs are the smallest units of logic in Cyclone III family devices architecture. LEs are compact and provide advanced features with efficient logic usage. Each LE has the following features:

- A four-input look-up table (LUT), which can implement any function of four variables.
- A programmable register.
- A carry chain connection.
- A register chain connection.
- The ability to drive the following interconnects:
  - Local
  - Row
  - Column
  - Register chain
  - Direct link
- Supports register packing.
- Supports register feedback.

Figure 2-1 shows the LEs for Cyclone III family devices.

**Figure 2-1.** Cyclone III Family Devices LEs



## LE Features

You can configure the programmable register of each LE for D, T, JK, or SR flipflop operation. Each register has data, clock, clock enable, and clear inputs. Signals that use the global clock network, general-purpose I/O pins, or any internal logic can drive the clock and clear control signals of the register. Either general-purpose I/O pins or the internal logic can drive the clock enable. For combinational functions, the LUT output bypasses the register and drives directly to the LE outputs.

Each LE has three outputs that drive the local, row, and column routing resources. The LUT or register output independently drives these three outputs. Two LE outputs drive the column or row and direct link routing connections, while one LE drives the local interconnect resources. This allows the LUT to drive one output while the register drives another output. This feature, called register packing, improves device utilization because the device can use the register and the LUT for unrelated functions. The LAB-wide synchronous load control signal is not available when using register packing. For more information on the synchronous load control signal, refer to “LAB Control Signals” on page 2-6.

The register feedback mode allows the register output to feed back into the LUT of the same LE to ensure that the register is packed with its own fan-out LUT, providing another mechanism for improved fitting. The LE can also drive out registered and unregistered versions of the LUT output.

In addition to the three general routing outputs, LEs in an LAB have register chain outputs, which allows registers in the same LAB to cascade together. The register chain output allows the LUTs to be used for combinational functions and the registers to be used for an unrelated shift register implementation. These resources speed up connections between LABs while saving local interconnect resources.

## LEs Operating Modes

Cyclone III family devices LEs operate in the following modes:

- Normal mode, or
- Arithmetic mode

LE operating modes use LE resources differently. In each mode, there are six available inputs to the LE. These inputs include the four data inputs from the LAB local interconnect, the LE carry-in from the previous LE carry-chain, and the register chain connection. Each input is directed to different destinations to implement the desired logic function. LAB-wide signals provide clock, asynchronous clear, synchronous load, and clock enable control for the register. These LAB-wide signals are available in all LE modes.


The Quartus® II software chooses the appropriate mode for common functions, such as counters, adders, subtractors, and arithmetic functions, automatically in conjunction with parameterized functions such as the library of parameterized modules (LPM) functions. You can also create special-purpose functions that specify which LE operating mode to use for optimal performance if required.

### Normal Mode

Normal mode is suitable for general logic applications and combinational functions. In normal mode, four data inputs from the LAB local interconnect are inputs to a four-input LUT (Figure 2-2). The Quartus II Compiler automatically selects the carry-in (*cin*) or the *data3* signal as one of the inputs to the LUT. LEs in normal mode support packed registers and register feedback.

Figure 2-2 shows LEs in normal mode.

**Figure 2-2.** Cyclone III Family Devices LEs in Normal Mode




## Arithmetic Mode

Arithmetic mode is ideal for implementing adders, counters, accumulators, and comparators. An LE in arithmetic mode implements a 2-bit full adder and basic carry chain (Figure 2-3). LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output. Register feedback and register packing are supported when LEs are used in arithmetic mode.

Figure 2-3 shows LEs in arithmetic mode.

**Figure 2-3.** Cyclone III Family Devices LEs in Arithmetic Mode



The Quartus II Compiler automatically creates carry chain logic during design processing. You can also manually create the carry chain logic during design entry. Parameterized functions, such as LPM functions, automatically take advantage of carry chains for the appropriate functions.

The Quartus II Compiler creates carry chains longer than 16 LEs by automatically linking LABs in the same column. For enhanced fitting, a long carry chain runs vertically, which allows fast horizontal connections to M9K memory blocks or embedded multipliers through direct link interconnects. For example, if a design has a long carry chain in an LAB column next to a column of M9K memory blocks, any LE output can feed an adjacent M9K memory block through the direct link interconnect. If the carry chains run horizontally, any LAB which is not next to the column of M9K memory blocks uses other row or column interconnects to drive a M9K memory block. A carry chain continues as far as a full column.

## LABs

### Topology


Each LAB consists of the following features:

- 16 LEs
- LAB control signals
- LE carry chains
- Register chains
- Local interconnect

The local interconnect transfers signals between LEs in the same LAB. Register chain connections transfer the output of one LE register to the adjacent LE register in an LAB. The Quartus II Compiler places associated logic in an LAB or adjacent LABs, allowing the use of local and register chain connections for performance and area efficiency.

Figure 2-4 shows the LAB structure for Cyclone III family devices.

**Figure 2-4.** Cyclone III Family Devices LAB Structure




## LAB Interconnects

The LAB local interconnect is driven by column and row interconnects and LE outputs in the same LAB. Neighboring LABs, phase-locked loops (PLLs), M9K RAM blocks, and embedded multipliers from the left and right can also drive the local interconnect of a LAB through the direct link connection. The direct link connection feature minimizes the use of row and column interconnects, providing higher performance and flexibility. Each LE can drive up to 48 LEs through fast local and direct link interconnects.

Figure 2-5 shows the direct link connection.

**Figure 2-5.** Cyclone III Family Devices Direct Link Connection



## LAB Control Signals

Each LAB contains dedicated logic for driving control signals to its LEs. The control signals include:

- Two clocks
- Two clock enables
- Two asynchronous clears
- One synchronous clear
- One synchronous load

You can use up to eight control signals at a time. Register packing and synchronous load cannot be used simultaneously.

Each LAB can have up to four non-global control signals. You can use additional LAB control signals as long as they are global signals.


Synchronous clear and load signals are useful for implementing counters and other functions. The synchronous clear and synchronous load signals are LAB-wide signals that affect all registers in the LAB.

Each LAB can use two clocks and two clock enable signals. The clock and clock enable signals of each LAB are linked. For example, any LE in a particular LAB using the `labclk1` signal also uses the `labclkena1`. If the LAB uses both the rising and falling edges of a clock, it also uses both LAB-wide clock signals. Deasserting the clock enable signal turns off the LAB-wide clock.

The LAB row clocks [5 . . 0] and LAB local interconnect generate the LAB-wide control signals. The MultiTrack interconnect inherent low skew allows clock and control signal distribution in addition to data distribution.

Figure 2-6 shows the LAB control signal generation circuit.

Figure 2-6. Cyclone III Family Devices LAB-Wide Control Signals



LAB-wide signals control the logic for the clear signal of the register. The LE directly supports an asynchronous clear function. Each LAB supports up to two asynchronous clear signals (`labclr1` and `labclr2`).

A LAB-wide asynchronous load signal to control the logic for the preset signal of the register is not available. The register preset is achieved with a NOT gate push-back technique. Cyclone III family devices only support either a preset or asynchronous clear signal.

In addition to the clear port, Cyclone III family devices provide a chip-wide reset pin (`DEV_CLRn`) that resets all registers in the device. An option set before compilation in the Quartus II software controls this pin. This chip-wide reset overrides all other control signals.

## Chapter Revision History

Table 2-1 shows the revision history for this chapter.

**Table 2-1.** Chapter Revision History

Date and Document Version	Changes Made	Summary of Changes
July 2009 v2.1	Minor edit to the hyperlinks	—
June 2009 v2.0	<ul style="list-style-type: none"> <li>■ Updated chapter part number</li> <li>■ Updated “Introduction” on page 2-1</li> <li>■ Updated Figure 2-1 on page 2-2 and Figure 2-4 on page 2-5</li> <li>■ Updated “LAB Control Signals” on page 2-6</li> </ul>	Updated to include Cyclone III LS information
October 2008 v1.2	Updated chapter to new template	—
July 2007 v1.1	Removed trademark symbol from “MultiTrack” in “LAB Control Signals” section	—
March 2007 v1.0	Initial release	—



101 Innovation Drive  
San Jose, CA 95134  
[www.altera.com](http://www.altera.com)  
Technical Support  
[www.altera.com/support](http://www.altera.com/support)

Copyright © 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. RSDS and PPDS are registered trademarks of National Semiconductor. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



## Introduction

Cyclone® III family devices (Cyclone III and Cyclone III LS devices) feature embedded memory structures to address the on-chip memory needs of Altera® Cyclone III family devices designs. The embedded memory structure consists of columns of M9K memory blocks that you can configure to provide various memory functions, such as RAM, shift registers, ROM, and FIFO buffers.

This chapter contains the following sections:

- “Memory Modes” on page 3–8
- “Clocking Modes” on page 3–15
- “Design Considerations” on page 3–16

## Overview

M9K blocks support the following features:

- 8,192 memory bits per block (9,216 bits per block including parity)
- Independent read-enable (*rden*) and write-enable (*wren*) signals for each port
- Packed mode in which the M9K memory block is split into two 4.5 K single-port RAMs
- Variable port configurations
- Single-port and simple dual-port modes support for all port widths
- True dual-port (one read and one write, two reads, or two writes) operation
- Byte enables for data input masking during writes
- Two clock-enable control signals for each port (port A and port B)
- Initialization file to pre-load memory content in RAM and ROM modes

Table 3-1 summarizes the features supported by the M9K memory

**Table 3-1.** Summary of M9K Memory Features

Feature	M9K Blocks
Configurations (depth × width)	8192 × 1 4096 × 2 2048 × 4 1024 × 8 1024 × 9 512 × 16 512 × 18 256 × 32 256 × 36
Parity bits	✓
Byte enable	✓
Packed mode	✓
Address clock enable	✓
Single-port mode	✓
Simple dual-port mode	✓
True dual-port mode	✓
Embedded shift register mode (1)	✓
ROM mode	✓
FIFO buffer (1)	✓
Simple dual-port mixed width support	✓
True dual-port mixed width support (2)	✓
Memory initialization file (.mif)	✓
Mixed-clock mode	✓
Power-up condition	Outputs cleared
Register asynchronous clears	Read address registers and output registers only
Latch asynchronous clears	Output latches only
Write or Read operation triggering	Write and Read: Rising clock edges
Same-port read-during-write	Outputs set to “Old Data” or “New Data”
Mixed-port read-during-write	Outputs set to “Old Data” or “Don’t Care”

**Notes to Table 3-1:**

- (1) FIFO buffers and embedded shift registers that require external logic elements (LEs) for implementing control logic.  
 (2) Width modes of ×32 and ×36 are not available.



For information on the number of M9K memory blocks for Cyclone III family devices, refer to the *Cyclone III Device Family Overview* chapter in volume 1 of the *Cyclone III Device Handbook*.


## Control Signals

The clock-enable control signal controls the clock entering the input and output registers, and the entire M9K memory block as well. This signal disables the clock so that the M9K memory block does not see any clock edges and does not perform any operations.

The `rden` and `wren` control signals control the read and write operations for each port of M9K memory blocks. You can disable `rden` or `wren` signals independently to save power whenever the operation is not required.

Figure 3-1 shows how the register clock, clear, and control signals are implemented in Cyclone III family devices M9K memory block.

**Figure 3-1.** M9K Control Signal Selection



## Parity Bit Support

Parity checking for error detection is possible with the parity bit along with internal logic resources. Cyclone III family devices M9K memory blocks support a parity bit for each storage byte. You can use this bit optionally as a parity bit, or as an additional data bit. No parity function is actually performed on this bit.

## Byte Enable Support

Cyclone III family devices M9K memory blocks support byte enables that mask the input data so that only specific bytes of data are written. The unwritten bytes retain the previous written value. The `wren` signals, along with the byte-enable (`byteena`) signals, control the write operations of the RAM block. The default value of the `byteena` signals is high (enabled), in which case writing is controlled only by the `wren` signals. There is no clear port to the `byteena` registers. M9K blocks support byte enables when the write port has a data width of  $\times 16$ ,  $\times 18$ ,  $\times 32$ , or  $\times 36$  bits.

Byte enables operate in one-hot manner, with the LSB of the `byteena` signal corresponding to the least significant byte of the data bus. For example, if `byteena = 01` and you are using a RAM block in  $\times 18$  mode, `data [8..0]` is enabled and `data [17..9]` is disabled. Similarly, if `byteena = 11`, both `data [8..0]` and `data [17..9]` are enabled. Byte enables are active high.

Table 3-2 summarizes the byte selection.

**Table 3-2.** `byteena` for Cyclone III Family Devices M9K Blocks (Note 1)


<code>byteena[3..0]</code>	Affected Bytes			
	<code>datain <math>\times</math> 16</code>	<code>datain <math>\times</math> 18</code>	<code>datain <math>\times</math> 32</code>	<code>datain <math>\times</math> 36</code>
[0] = 1	[7..0]	[8..0]	[7..0]	[8..0]
[1] = 1	[15..8]	[17..9]	[15..8]	[17..9]
[2] = 1	—	—	[23..16]	[26..18]
[3] = 1	—	—	[31..24]	[35..27]

**Note to Table 3-2:**

(1) Any combination of byte enables is possible.

Figure 3-2 shows how the `wren` and `byteena` signals control the operations of the RAM.

**Figure 3-2.** Cyclone III Family Devices `byteena` Functional Waveform (Note 1)



**Note to Figure 3-2:**

(1) For this functional waveform, “New Data” mode is selected.

When a `byteena` bit is deasserted during a write cycle, the old data in the memory appears in the corresponding data-byte output. When a `byteena` bit is asserted during a write cycle, the corresponding data-byte output depends on the setting chosen in the Quartus® II software. The setting can either be the newly written data or the old data at that location.

### Packed Mode Support

Cyclone III family devices M9K memory blocks support packed mode. You can implement two single-port memory blocks in a single block under the following conditions:


- Each of the two independent block sizes is less than or equal to half of the M9K block size. The maximum data width for each independent block is 18 bits wide.
- Each of the single-port memory blocks is configured in single-clock mode. For more information on packed mode support, refer to “Single-Port Mode” on page 3-8 and “Single-Clock Mode” on page 3-16.

### Address Clock Enable Support

Cyclone III family devices M9K memory blocks support an active-low address clock enable, which holds the previous address value for as long as the `addressstall` signal is high (`addressstall = '1'`). When you configure M9K memory blocks in dual-port mode, each port has its own independent address clock enable.

Figure 3-3 shows an address clock enable block diagram. The address register output feeds back to its input via a multiplexer. The multiplexer output is selected by the address clock enable (`addressstall`) signal.


**Figure 3-3.** Cyclone III Family Devices Address Clock Enable Block Diagram




The address clock enable is typically used to improve the effectiveness of cache memory applications during a cache-miss. The default value for the address clock enable signals is low.

Figure 3-4 and Figure 3-5 show the address clock enable waveforms during read and write cycles, respectively.

**Figure 3-4.** Cyclone III Family Devices Address Clock Enable During Read Cycle Waveform



**Figure 3-5.** Cyclone III Family Devices Address Clock Enable During Write Cycle Waveform



## Mixed-Width Support

M9K memory blocks support mixed data widths. When using simple dual-port, true dual-port, or FIFO modes, mixed width support allows you to read and write different data widths to an M9K memory block. For details on the different widths supported per memory mode, refer to “Memory Modes” on page 3-8.


## Asynchronous Clear

Cyclone III family devices support asynchronous clears for read address registers, output registers, and output latches only. Input registers other than read address registers are not supported. When applied to output registers, the asynchronous clear signal clears the output registers, and the effects are immediately seen. If your RAM does not use the output registers, you can still clear the RAM outputs via the output latch asynchronous clear.

 Asserting asynchronous clear to the read address register during a read operation might corrupt the memory content.

Figure 3-6 shows the functional waveform for the asynchronous clear feature.

**Figure 3-6.** Output Latch Asynchronous Clear Waveform



 You can selectively enable asynchronous clears per logical memory via the Quartus II RAM MegaWizard™ Plug-In Manager.

 For more information, refer to the *RAM Megafunction User Guide*.

There are three ways to reset registers in the M9K blocks:

- Power up the device
- Use the `aclr` signal for output register only
- Assert the device-wide reset signal using the `DEV_CLRn` option

## Memory Modes

Cyclone III family devices M9K memory blocks allow you to implement fully-synchronous SRAM memory in multiple modes of operation. Cyclone III family devices M9K memory blocks do not support asynchronous (unregistered) memory inputs.

M9K memory blocks support the following modes:


- Single-port
- Simple dual-port
- True dual-port
- Shift-register
- ROM
- FIFO

 Violating the setup or hold time on the M9K memory block input registers might corrupt memory contents. This applies to both read and write operations.

## Single-Port Mode

Single-port mode supports non-simultaneous read and write operations from a single address. [Figure 3-7](#) shows the single-port memory configuration for Cyclone III family devices M9K memory blocks.

**Figure 3-7.** Single-Port Memory (*Note 1*), (*2*)



**Notes to Figure 3-7:**

- (1) You can implement two single-port memory blocks in a single M9K block.
- (2) For more details, refer to “[Packed Mode Support](#)” on page 3-5.

During a write operation, the behavior of the RAM outputs is configurable. If you activate `rden` during a write operation, the RAM outputs show either the new data being written or the old data at that address. If you perform a write operation with `rden` deactivated, the RAM outputs retain the values they held during the most recent active `rden`.


To choose the desired behavior, set the **Read-During-Write** option to either “New Data” or “Old Data” in the RAM MegaWizard Plug-In Manager in the Quartus II software. For more information on read-during-write mode, refer to [“Read-During-Write Operations” on page 3-16](#).

The port width configurations for M9K blocks in single-port mode are as follow:

- 8192 × 1
- 4096 × 2
- 2048 × 4
- 1024 × 8
- 1024 × 9
- 512 × 16
- 512 × 18
- 256 × 32
- 256 × 36

Figure 3-8 shows timing waveforms for read and write operations in single-port mode with unregistered outputs. Registering the outputs of the RAM would simply delay the `q` output by one clock cycle.

**Figure 3-8.** Cyclone III Family Devices Single-Port Mode Timing Waveforms




## Simple Dual-Port Mode

Simple dual-port mode supports simultaneous read and write operation to different locations.

Figure 3-9 shows the simple dual-port memory configuration.

**Figure 3-9.** Cyclone III Family Devices Simple Dual-Port Memory (Note 1)



**Note to Figure 3-9:**

(1) Simple dual-port RAM supports input or output clock mode in addition to the read or write clock mode shown.

Cyclone III family devices M9K memory blocks support mixed-width configurations, allowing different read and write port widths.

Table 3-3 shows mixed-width configurations.


**Table 3-3.** Cyclone III Family Devices M9K Block Mixed-Width Configurations (Simple Dual-Port Mode)

Read Port	Write Port								
	8192 × 1	4096 × 2	2048 × 4	1024 × 8	512 × 16	256 × 32	1024 × 9	512 × 18	256 × 36
8192 × 1	✓	✓	✓	✓	✓	✓	—	—	—
4096 × 2	✓	✓	✓	✓	✓	✓	—	—	—
2048 × 4	✓	✓	✓	✓	✓	✓	—	—	—
1024 × 8	✓	✓	✓	✓	✓	✓	—	—	—
512 × 16	✓	✓	✓	✓	✓	✓	—	—	—
256 × 32	✓	✓	✓	✓	✓	✓	—	—	—
1024 × 9	—	—	—	—	—	—	✓	✓	✓
512 × 18	—	—	—	—	—	—	✓	✓	✓
256 × 36	—	—	—	—	—	—	✓	✓	✓

In simple dual-port mode, M9K memory blocks support separate *wren* and *rden* signals. You can save power by keeping the *rden* signal low (inactive) when not reading. Read-during-write operations to the same address can either output “Don’t Care” data at that location or output “Old Data”. To choose the desired behavior, set the **Read-During-Write** option to either “Don’t Care” or “Old Data” in the RAM MegaWizard Plug-In Manager in the Quartus II software. For more information on this behavior, refer to “Read-During-Write Operations” on page 3-16.

Figure 3-10 shows the timing waveforms for read and write operations in simple dual-port mode with unregistered outputs. Registering the outputs of the RAM would simply delay the q output by one clock cycle.

**Figure 3-10.** Cyclone III Family Devices Simple Dual-Port Timing Waveforms




## True Dual-Port Mode

True dual-port mode supports any combination of two-port operations: two reads, two writes, or one read and one write, at two different clock frequencies.

Figure 3-11 shows Cyclone III family devices true dual-port memory configuration.

**Figure 3-11.** Cyclone III Family Devices True Dual-Port Memory (Note 1)



**Note to Figure 3-11:**

(1) True dual-port memory supports input or output clock mode in addition to the independent clock mode shown.



The widest bit configuration of the M9K blocks in true dual-port mode is 512 × 16-bit (18-bit with parity).

Table 3-4 lists the possible M9K block mixed-port width configurations.

**Table 3-4.** Cyclone III Family Devices M9K Block Mixed-Width Configurations (True Dual-Port Mode)


Read Port	Write Port						
	8192 × 1	4096 × 2	2048 × 4	1024 × 8	512 × 16	1024 × 9	512 × 18
8192 × 1	✓	✓	✓	✓	✓	—	—
4096 × 2	✓	✓	✓	✓	✓	—	—
2048 × 4	✓	✓	✓	✓	✓	—	—
1024 × 8	✓	✓	✓	✓	✓	—	—
512 × 16	✓	✓	✓	✓	✓	—	—
1024 × 9	—	—	—	—	—	✓	✓
512 × 18	—	—	—	—	—	✓	✓

In true dual-port mode, M9K memory blocks support separate *wren* and *rden* signals. You can save power by keeping the *rden* signal low (inactive) when not reading. Read-during-write operations to the same address can either output “New Data” at that location or “Old Data”. To choose the desired behavior, set the **Read-During-Write** option to either “New Data” or “Old Data” in the RAM MegaWizard Plug-In Manager in the Quartus II software. For more information on this behavior, refer to [“Read-During-Write Operations” on page 3-16](#).

In true dual-port mode, you can access any memory location at any time from either port A or port B. However, when accessing the same memory location from both ports, you must avoid possible write conflicts. When you attempt to write to the same address location from both ports at the same time, a write conflict happens. This results in unknown data being stored to that address location. There is no conflict resolution circuitry built into the Cyclone III family devices M9K memory blocks. You must handle address conflicts external to the RAM block.

Figure 3-12 shows true dual-port timing waveforms for the write operation at port A and read operation at port B. Registering the outputs of the RAM simply delays the *q* outputs by one clock cycle.

**Figure 3-12.** Cyclone III Family Devices True Dual-Port Timing Waveforms




## Shift Register Mode

Cyclone III family devices M9K memory blocks can implement shift registers for digital signal processing (DSP) applications, such as finite impulse response (FIR) filters, pseudo-random number generators, multi-channel filtering, and auto-correlation and cross-correlation functions. These and other DSP applications require local data storage, traditionally implemented with standard flip-flops that quickly exhaust many logic cells for large shift registers. A more efficient alternative is to use embedded memory as a shift register block, which saves logic cell and routing resources.

The size of a ( $w \times m \times n$ ) shift register is determined by the input data width ( $w$ ), the length of the taps ( $m$ ), and the number of taps ( $n$ ), and must be less than or equal to the maximum number of memory bits, which is 9,216 bits. In addition, the size of ( $w \times n$ ) must be less than or equal to the maximum width of the block, which is 36 bits. If a larger shift register is required, you can cascade the M9K memory blocks.

Figure 3-13 shows the Cyclone III family devices M9K memory block in the shift register mode.

**Figure 3-13.** Cyclone III Family Devices Shift Register Mode Configuration



## ROM Mode

Cyclone III family devices M9K memory blocks support ROM mode. A `.mif` initializes the ROM contents of these blocks. The address lines of the ROM are registered. The outputs can be registered or unregistered. The ROM read operation is identical to the read operation in the single-port RAM configuration.

## FIFO Buffer Mode

Cyclone III family devices M9K memory blocks support single-clock or dual-clock FIFO buffers. Dual clock FIFO buffers are useful when transferring data from one clock domain to another clock domain. Cyclone III family devices M9K memory blocks do not support simultaneous read and write from an empty FIFO buffer.

 For more information on FIFO buffers, refer to the [Single- and Dual-Clock FIFO Megafunction User Guide](#).

## Clocking Modes

Cyclone III family devices M9K memory blocks support the following clocking modes:

- Independent
- Input or output
- Read or write
- Single-clock

When using read or write clock mode, if you perform a simultaneous read or write to the same address location, the output read data is unknown. If you require the output data to be a known value in this case, use either single-clock mode or I/O clock mode, and choose the appropriate read-during-write behavior in the MegaWizard Plug-In Manager.

 Violating the setup or hold time on the memory block input registers might corrupt the memory contents. This applies to both read and write operations.

 Asynchronous clears are available on read address registers, output registers, and output latches only.

Table 3-5 shows the clocking mode versus memory mode support matrix.

**Table 3-5.** Cyclone III Family Devices Memory Clock Modes

Clocking Mode	True Dual-Port Mode	Simple Dual-Port Mode	Single-Port Mode	ROM Mode	FIFO Mode
Independent	✓	—	—	✓	—
Input or output	✓	✓	✓	✓	—
Read or write	—	✓	—	—	✓
Single-clock	✓	✓	✓	✓	✓

### Independent Clock Mode

Cyclone III family devices M9K memory blocks can implement independent clock mode for true dual-port memories. In this mode, a separate clock is available for each port (port A and port B). `clock_A` controls all registers on the port A side, while `clock_B` controls all registers on the port B side. Each port also supports independent clock enables for port A and B registers.

### I/O Clock Mode

Cyclone III family devices M9K memory blocks can implement input or output clock mode for FIFO, single-port, true, and simple dual-port memories. In this mode, an input clock controls all input registers to the memory block including data, address, `byteena`, `wren`, and `rden` registers. An output clock controls the data-output registers. Each memory block port also supports independent clock enables for input and output registers.

## Read or Write Clock Mode

Cyclone III family devices M9K memory blocks can implement read or write clock mode for FIFO and simple dual-port memories. In this mode, a write clock controls the data inputs, write address, and `wren` registers. Similarly, a read clock controls the data outputs, read address, and `rden` registers. M9K memory blocks support independent clock enables for both the read and write clocks.

When using read or write mode, if you perform a simultaneous read or write to the same address location, the output read data is unknown. If you require the output data to be a known value, use either single-clock mode, input clock mode, or output clock mode and choose the appropriate read-during-write behavior in the MegaWizard Plug-In Manager.

## Single-Clock Mode

Cyclone III family devices M9K memory blocks can implement single-clock mode for FIFO, ROM, true dual-port, simple dual-port, and single-port memories. In this mode, you can control all registers of the M9K memory block with a single clock together with clock enable.

## Design Considerations

This section describes the guidelines for designing with M9K memory blocks.


### Read-During-Write Operations

“Same-Port Read-During-Write Mode” on page 3-17 and “Mixed-Port Read-During-Write Mode” on page 3-18 describe the functionality of the various RAM configurations when reading from an address during a write operation at that same address.

There are two read-during-write data flows: same-port and mixed-port.

Figure 3-14 shows the difference between these flows.

**Figure 3-14.** Cyclone III Family Devices Read-During-Write Data Flow




### Same-Port Read-During-Write Mode

This mode applies to a single-port RAM or the same port of a true dual-port RAM. In the same port read-during-write mode, there are two output choices: “New Data” mode (or flow-through) and “Old Data” mode. In the “New Data” mode, new data is available on the rising edge of the same clock cycle on which it was written. In “Old Data” mode, the RAM outputs reflect the old data at that address before the write operation proceeds.


When using “New Data” mode together with *byteena*, you can control the output of the RAM. When *byteena* is high, the data written into the memory passes to the output (flow-through). When *byteena* is low, the masked-off data is not written into the memory and the old data in the memory appears on the outputs. Therefore, the output can be a combination of new and old data determined by *byteena*.

Figure 3-15 and Figure 3-16 show sample functional waveforms of same port read-during-write behavior with both “New Data” and “Old Data” modes, respectively.

**Figure 3-15.** Same Port Read-During Write: New Data Mode



**Figure 3-16.** Same Port Read-During-Write: Old Data Mode



### Mixed-Port Read-During-Write Mode


This mode applies to a RAM in simple or true dual-port mode, which has one port reading and the other port writing to the same address location with the same clock.

In this mode, you also have two output choices: “Old Data” or “Don't Care”. In “Old Data” mode, a read-during-write operation to different ports causes the RAM outputs to reflect the old data at that address location. In “Don't Care” mode, the same operation results in a “Don't Care” or unknown value on the RAM outputs.

 For more information on how to implement the desired behavior, refer to the [RAM Megafunction User Guide](#).

Figure 3-17 shows a sample functional waveform of mixed port read-during-write behavior for the “Old Data” mode. In “Don't Care” mode, the old data shown in the figure is simply replaced with “Don't Care”.

**Figure 3-17.** Mixed Port Read-During-Write: Old Data Mode



 For mixed-port read-during-write operation with dual clocks, the relationship between the clocks determines the output behavior of the memory. If you use the same clock for the two clocks, the output is the old data from the address location. However, if you use different clocks, the output is unknown during the mixed-port read-during-write operation. This unknown value may be the old or the new data at the address location, depending on whether the read happens before or after the write.

### Conflict Resolution

When you are using M9K memory blocks in true dual-port mode, it is possible to attempt two write operations to the same memory location (address). Because there is no conflict resolution circuitry built into M9K memory blocks, this results in unknown data being written to that location. Therefore, you must implement conflict-resolution logic external to the M9K memory block.

## Power-Up Conditions and Memory Initialization

The M9K memory block outputs of Cyclone III family devices power up to zero (cleared) regardless of whether the output registers are used or bypassed. All M9K memory blocks support initialization via a **.mif**. You can create **.mifs** in the Quartus II software and specify their use via the RAM MegaWizard Plug-In Manager when instantiating memory in your design. Even if memory is pre-initialized (for example, via **.mif**), it still powers up with its outputs cleared. Only the subsequent read after power up outputs the pre-initialized values.



For more information on **.mifs**, refer to the *RAM Megafunction User Guide* and the *Quartus II Handbook*.

## Power Management

The M9K memory block clock enables of Cyclone III family devices allow you to control clocking of each M9K memory block to reduce AC power consumption. Use the **rden** signal to ensure that read operations only occur when necessary. If your design does not require read-during-write, reduce power consumption by deasserting the **rden** signal during write operations, or any period when there are no memory operations. The Quartus II software automatically powers down any unused M9K memory blocks to save static power.

## Chapter Revision History

Table 3-6 shows the revision history for this chapter.

**Table 3-6.** Chapter Revision History (Part 1 of 2)

Date and Document Version	Changes Made	Summary of Changes
July 2009 v2.1	Made minor correction to the part number	—
June 2009 v2.0	<ul style="list-style-type: none"> <li>■ Updated chapter part number</li> <li>■ Updated “Introduction” on page 3-1</li> <li>■ Updated “Overview” on page 3-1</li> <li>■ Updated Table 3-1 on page 3-2</li> <li>■ Updated “Control Signals” on page 3-3</li> <li>■ Updated “Memory Modes” on page 3-8</li> <li>■ Updated “Simple Dual-Port Mode” on page 3-10</li> <li>■ Updated “Read or Write Clock Mode” on page 3-16</li> </ul>	Updated to include Cyclone III LS information
October 2008 v1.3	Updated chapter to new template	—

**Table 3-6.** Chapter Revision History (Part 2 of 2)

<b>Date and Document Version</b>	<b>Changes Made</b>	<b>Summary of Changes</b>
May 2008 v1.2	<ul style="list-style-type: none"> <li>■ Revised the maximum performance of the M9K blocks to 315 MHz in “Introduction” and “Overview” sections, and in Table 3-1</li> <li>■ Updated “Address Clock Enable Support” section</li> </ul>	—
July 2007 v1.1	Added chapter TOC and “Referenced Documents” section	—
March 2007 v1.0	Initial release	—



101 Innovation Drive  
San Jose, CA 95134  
[www.altera.com](http://www.altera.com)  
Technical Support  
[www.altera.com/support](http://www.altera.com/support)

Copyright © 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. RSDS and PPDS are registered trademarks of National Semiconductor. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



I.S. EN ISO 9001

## Introduction

Cyclone® III family devices (Cyclone III and Cyclone III LS devices) include a combination of on-chip resources and external interfaces that help to increase performance, reduce system cost, and lower the power consumption of digital signal processing (DSP) systems. Cyclone III family devices alone, or as DSP device co-processors are used to improve price-to-performance ratios of DSP systems. Particular focus is placed on optimizing Cyclone III family devices for applications that benefit from an abundance of parallel processing resources, which include video and image processing, intermediate frequency (IF) modems used in wireless communications systems, and multi-channel communications and video systems.

This chapter contains the following sections:

- “Embedded Multiplier Block Overview” on page 4-1
- “Architecture” on page 4-3
- “Operational Modes” on page 4-5

## Embedded Multiplier Block Overview

Figure 4-1 shows one of the embedded multiplier columns with the surrounding logic array blocks (LABs). The embedded multiplier is configured as either one  $18 \times 18$  multiplier or two  $9 \times 9$  multipliers. For multiplications greater than  $18 \times 18$ , the Quartus® II software cascades multiple embedded multiplier blocks together. There are no restrictions on the data width of the multiplier, but the greater the data width, the slower the multiplication process.

**Figure 4-1.** Embedded Multipliers Arranged in Columns with Adjacent LABs




Table 4–1 shows the number of embedded multipliers in each Cyclone III family devices and the multiplier modes that you can implement.

**Table 4–1.** Number of Embedded Multipliers in Cyclone III Family Devices

Device Family	Device	Embedded Multipliers	9 × 9 Multipliers (1)	18 × 18 Multipliers (1)
Cyclone III	EP3C5	23	46	23
	EP3C10	23	46	23
	EP3C16	56	112	56
	EP3C25	66	132	66
	EP3C40	126	252	126
	EP3C55	156	312	156
	EP3C80	244	488	244
	EP3C120	288	576	288
Cyclone III LS	EP3CLS70	200	400	200
	EP3CLS100	276	552	276
	EP3CLS150	320	640	320
	EP3CLS200	396	792	396

**Note to Table 4–1:**

- (1) These columns show the number of 9 × 9 or 18 × 18 multipliers for each device. The total number of multipliers for each device is not the sum of all the multipliers.

In addition to the embedded multipliers, you can also implement soft multipliers using the M9K memory blocks of Cyclone III family devices. You can use M9K blocks as look-up tables (LUTs). The LUTs contain partial results from the multiplication of input data with co-efficients that implement variable depth and width high-performance soft multipliers for low-cost, high-volume DSP applications. The availability of soft multipliers increases the number of available multipliers in the device.

Table 4–2 shows the total number of multipliers available in Cyclone III family devices using embedded multipliers and soft multipliers.

**Table 4–2.** Number of Multipliers in Cyclone III Family Devices (Part 1 of 2)

Device Family	Device	Embedded Multipliers	Soft Multipliers (16 × 16) (1)	Total Multipliers (2)
Cyclone III	EP3C5	23	—	23
	EP3C10	23	46	69
	EP3C16	56	56	112
	EP3C25	66	66	132
	EP3C40	126	126	252
	EP3C55	156	260	416
	EP3C80	244	305	549
	EP3C120	288	432	720

**Table 4-2.** Number of Multipliers in Cyclone III Family Devices (Part 2 of 2)

Device Family	Device	Embedded Multipliers	Soft Multipliers (16 × 16) (1)	Total Multipliers (2)
Cyclone III LS	EP3CLS70	200	333	533
	EP3CLS100	276	483	759
	EP3CLS150	320	666	986
	EP3CLS200	396	891	1287

**Notes to Table 4-2:**

- (1) Soft multipliers are implemented in sum of multiplication mode. M9K memory blocks are configured with 18-bit data widths to support 16-bit coefficients. The sum of the coefficients requires 18-bits of resolution to account for overflow.
- (2) The total number of multipliers may vary according to the multiplier mode you use.

For more information on M9K memory blocks of Cyclone III family devices, refer to the *Memory Blocks in Cyclone III Devices* chapter in volume 1 of the *Cyclone III Device Handbook*.

For more information on soft multipliers, refer to *AN 306: Implementing Multipliers in FPGA Devices*.


## Architecture

Each embedded multiplier consists of the following elements:

- Multiplier stage
- Input and output registers
- Input and output interfaces

Figure 4-2 shows the multiplier block architecture.

**Figure 4-2.** Multiplier Block Architecture



## Input Registers

You can send each multiplier input signal into an input register or directly into the multiplier in 9- or 18-bit sections, depending on the operational mode of the multiplier. You can send each multiplier input signal through a register independently of each other. For example, you can send the multiplier Data A signal through a register and send the Data B signal directly to the multiplier.

The following control signals are available to each input register in the embedded multiplier:

- clock
- clock enable
- asynchronous clear

All input and output registers in a single embedded multiplier are fed by the same clock, clock enable, and asynchronous clear signals.

## Multiplier Stage

The multiplier stage of an embedded multiplier block supports  $9 \times 9$  or  $18 \times 18$  multipliers as well as other multipliers in between these configurations. Depending on the data width or operational mode of the multiplier, a single embedded multiplier can perform one or two multiplications in parallel. For multiplier information, refer to “Operational Modes” on page 4-5.

Each multiplier operand is a unique signed or unsigned number. Two signals, *signa* and *signb*, control an input of a multiplier and determine if the value is signed or unsigned. If the *signa* signal is high, the Data A operand is a signed number. If the *signa* signal is low, the Data A operand is an unsigned number.

Table 4-3 shows the sign of the multiplication results for the various operand sign representations. The results of the multiplication are signed if any one of the operands is a signed value.

**Table 4-3.** Multiplier Sign Representation

Data A		Data B		Result
signa Value	Logic Level	signb Value	Logic Level	
Unsigned	Low	Unsigned	Low	Unsigned
Unsigned	Low	Signed	High	Signed
Signed	High	Unsigned	Low	Signed
Signed	High	Signed	High	Signed

Each embedded multiplier block has only one *signa* and one *signb* signal to control the sign representation of the input data to the block. If the embedded multiplier block has two  $9 \times 9$  multipliers, the Data A input of both multipliers share the same *signa* signal, and the Data B input of both multipliers share the same *signb* signal. You can dynamically change the *signa* and *signb* signals to modify the sign representation of the input operands at run time. You can send the *signa* and *signb* signals through a dedicated input register. The multiplier offers full precision, regardless of the sign representation.

 When the `signa` and `signb` signals are unused, the Quartus II software sets the multiplier to perform unsigned multiplication by default.

## Output Registers

You can choose to register the embedded multiplier output using output registers in either 18- or 36-bit sections, depending on the operational mode of the multiplier. The following control signals are available to each output register in the embedded multiplier:

- clock
- clock enable
- asynchronous clear

All input and output registers in a single embedded multiplier are fed by the same clock, clock enable, and asynchronous clear signals.

## Operational Modes

You can use an embedded multiplier block in one of two operational modes, depending on the application needs:

- One 18-bit  $\times$  18-bit multiplier
- Up to two 9-bit  $\times$  9-bit independent multipliers


 You can also use embedded multipliers of Cyclone III family devices to implement multiplier adder and multiplier accumulator functions, in which the multiplier portion of the function is implemented using embedded multipliers, and the adder or accumulator function is implemented in logic elements (LEs).

## 18-Bit Multipliers

You can configure each embedded multiplier to support a single 18  $\times$  18 multiplier for input widths of 10 to 18 bits.

Figure 4-3 shows the embedded multiplier configured to support an 18-bit multiplier.

**Figure 4-3.** 18-Bit Multiplier Mode




All 18-bit multiplier inputs and results are independently sent through registers. The multiplier inputs can accept signed integers, unsigned integers, or a combination of both. Additionally, you can dynamically change the `signa` and `signb` signals and send these signals through dedicated input registers.

## 9-Bit Multipliers

You can configure each embedded multiplier to support two  $9 \times 9$  independent multipliers for input widths of up to 9 bits.

Figure 4-4 shows the embedded multiplier configured to support two 9-bit multipliers.

Figure 4-4. 9-Bit Multiplier Mode



All 9-bit multiplier inputs and results are independently sent through registers. The multiplier inputs can accept signed integers, unsigned integers, or a combination of both. Two  $9 \times 9$  multipliers in the same embedded multiplier block share the same *signa* and *signb* signal. Therefore, all the *Data A* inputs feeding the same embedded multiplier must have the same sign representation. Similarly, all the *Data B* inputs feeding the same embedded multiplier must have the same sign representation.

## Chapter Revision History

Table 4-4 shows the revision history for this chapter.

**Table 4-4.** Chapter Revision History

Date and Document Version	Changes Made	Summary of Changes
July 2009 v2.1	Made minor correction to the part number.	—
June 2009 v2.0	<ul style="list-style-type: none"> <li>■ Updated chapter part number.</li> <li>■ Updated “Introduction” on page 4-1.</li> <li>■ Updated “Embedded Multiplier Block Overview” on page 4-1.</li> <li>■ Updated Table 4-1 on page 4-2 and Table 4-2 on page 4-2.</li> <li>■ Updated “Input Registers” on page 4-4.</li> </ul>	Updated to include Cyclone III LS information
October 2008 v1.2	Updated chapter to new template.	—
July 2007 v1.1	<ul style="list-style-type: none"> <li>■ Updated “Introduction” section.</li> <li>■ Updated Table 4-1 and Table 4-2.</li> <li>■ Added chapter TOC and “Referenced Documents” section.</li> </ul>	Added EP3C120 information.
March 2007 v1.0	Initial release.	—



101 Innovation Drive  
San Jose, CA 95134  
[www.altera.com](http://www.altera.com)  
Technical Support  
[www.altera.com/support](http://www.altera.com/support)

Copyright © 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. RSDS and PPDS are registered trademarks of National Semiconductor. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



## Introduction

This chapter contains the following sections:

- “Clock Networks” on page 5–1
- “PLLs in Cyclone III Family Devices” on page 5–9
- “Cyclone III Family Devices PLL” on page 5–10
- “Clock Feedback Modes” on page 5–12
- “Hardware Features” on page 5–15
- “Programmable Bandwidth” on page 5–22
- “Phase Shift Implementation” on page 5–22
- “PLL Cascading” on page 5–24
- “PLL Reconfiguration” on page 5–24
- “Spread-Spectrum Clocking” on page 5–32
- “PLL Specifications” on page 5–32

## Clock Networks

Cyclone® III family devices (Cyclone III and Cyclone III LS devices) provide up to 16 dedicated clock pins (CLK [15 . . 0]) that can drive the global clocks (GCLKs). Cyclone III family devices support four dedicated clock pins on each side of the device except EP3C5 and EP3C10 devices. EP3C5 and EP3C10 devices only support four dedicated clock pins on the left and right sides of the device.



For more information on the number of GCLK networks in each device density, refer to the *Cyclone III Device Family Overview* chapter in volume 1 of the *Cyclone III Device Handbook*.

## GCLK Network

GCLKs drive throughout the entire device, feeding all device quadrants. All resources in the device (I/O elements, logic array blocks (LABs), dedicated multiplier blocks, and M9K memory blocks) can use GCLKs as clock sources. Use these clock network resources for control signals, such as clock enables and clears fed by an external pin. Internal logic can also drive GCLKs for internally generated GCLKs and asynchronous clears, clock enables, or other control signals with high fan-out.

Table 5-1 shows the connectivity of the clock sources to the GCLK networks.

**Table 5-1.** Cyclone III Family Devices GCLK Network Connections (Part 1 of 2)

GCLK Network Clock Sources	GCLK Networks <i>(Note 1)</i>																			
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
CLK0/DIFFCLK_0p	✓	—	✓	—	✓	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
CLK1/DIFFCLK_0n	—	✓	✓	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
CLK2/DIFFCLK_1p	—	✓	—	✓	✓	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
CLK3/DIFFCLK_1n	✓	—	—	✓	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
CLK4/DIFFCLK_2p	—	—	—	—	—	✓	—	✓	—	✓	—	—	—	—	—	—	—	—	—	—
CLK5/DIFFCLK_2n	—	—	—	—	—	—	✓	✓	—	—	—	—	—	—	—	—	—	—	—	—
CLK6/DIFFCLK_3p	—	—	—	—	—	—	✓	—	✓	✓	—	—	—	—	—	—	—	—	—	—
CLK7/DIFFCLK_3n	—	—	—	—	—	✓	—	—	✓	—	—	—	—	—	—	—	—	—	—	—
CLK8/DIFFCLK_5n (2)	—	—	—	—	—	—	—	—	—	—	✓	—	✓	—	✓	—	—	—	—	—
CLK9/DIFFCLK_5p (2)	—	—	—	—	—	—	—	—	—	—	—	✓	✓	—	—	—	—	—	—	—
CLK10/DIFFCLK_4n (2)	—	—	—	—	—	—	—	—	—	—	—	✓	—	✓	✓	—	—	—	—	—
CLK11/DIFFCLK_4p (2)	—	—	—	—	—	—	—	—	—	—	✓	—	—	✓	—	—	—	—	—	—
CLK12/DIFFCLK_7n (2)	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	✓	—	✓	—	✓
CLK13/DIFFCLK_7p (2)	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	✓	✓	—	—
CLK14/DIFFCLK_6n (2)	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	✓	—	✓	✓
CLK15/DIFFCLK_6p (2)	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	✓	—	—	✓	—
PLL1_C0 (3)	✓	—	—	✓	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
PLL1_C1 (3)	—	✓	—	—	✓	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
PLL1_C2 (3)	✓	—	✓	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
PLL1_C3 (3)	—	✓	—	✓	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
PLL1_C4 (3)	—	—	✓	—	✓	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
PLL2_C0 (3)	—	—	—	—	—	✓	—	—	✓	—	—	—	—	—	—	—	—	—	—	—
PLL2_C1 (3)	—	—	—	—	—	—	✓	—	—	✓	—	—	—	—	—	—	—	—	—	—
PLL2_C2 (3)	—	—	—	—	—	✓	—	✓	—	—	—	—	—	—	—	—	—	—	—	—
PLL2_C3 (3)	—	—	—	—	—	—	✓	—	✓	—	—	—	—	—	—	—	—	—	—	—
PLL2_C4 (3)	—	—	—	—	—	—	—	✓	—	✓	—	—	—	—	—	—	—	—	—	—
PLL3_C0	—	—	—	—	—	—	—	—	—	—	✓	—	—	✓	—	—	—	—	—	—
PLL3_C1	—	—	—	—	—	—	—	—	—	—	—	✓	—	—	✓	—	—	—	—	—
PLL3_C2	—	—	—	—	—	—	—	—	—	—	✓	—	✓	—	—	—	—	—	—	—
PLL3_C3	—	—	—	—	—	—	—	—	—	—	—	✓	—	✓	—	—	—	—	—	—
PLL3_C4	—	—	—	—	—	—	—	—	—	—	—	—	✓	—	✓	—	—	—	—	—

**Table 5-1.** Cyclone III Family Devices GCLK Network Connections (Part 2 of 2)

GCLK Network Clock Sources	GCLK Networks <i>(Note 1)</i>																			
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
PLL4_C0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	✓	—	—	✓	—
PLL4_C1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	✓	—	—	✓
PLL4_C2	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	✓	—	✓	—	—
PLL4_C3	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	✓	—	✓	—
PLL4_C4	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	✓	—	✓
DPCLK0	✓	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
DPCLK1	—	✓	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
DPCLK7 (4) CDPCLK0, or CDPCLK7 (2), (5)	—	—	✓	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
DPCLK2 (4) CDPCLK1, or CDPCLK2 (2), (5)	—	—	—	✓	✓	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
DPCLK5 (4) DPCLK7 (2)	—	—	—	—	—	✓	—	—	—	—	—	—	—	—	—	—	—	—	—	—
DPCLK4 (4) DPCLK6 (2)	—	—	—	—	—	—	✓	—	—	—	—	—	—	—	—	—	—	—	—	—
DPCLK6 (4) CDPCLK5, or CDPCLK6 (2), (5)	—	—	—	—	—	—	—	✓	—	—	—	—	—	—	—	—	—	—	—	—
DPCLK3 (4) CDPCLK4, or CDPCLK3 (2), (5)	—	—	—	—	—	—	—	—	✓	✓	—	—	—	—	—	—	—	—	—	—
DPCLK8	—	—	—	—	—	—	—	—	—	—	✓	—	—	—	—	—	—	—	—	—
DPCLK11	—	—	—	—	—	—	—	—	—	—	—	✓	—	—	—	—	—	—	—	—
DPCLK9	—	—	—	—	—	—	—	—	—	—	—	—	✓	—	—	—	—	—	—	—
DPCLK10	—	—	—	—	—	—	—	—	—	—	—	—	—	✓	✓	—	—	—	—	—
DPCLK5	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	✓	—	—	—	—
DPCLK2	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	✓	—	—	—
DPCLK4	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	✓	—	—
DPCLK3	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	✓	✓

**Notes to Table 5-1:**

- (1) EP3C5 and EP3C10 devices only have GCLK networks 0 to 9.
- (2) These pins apply to all Cyclone III family devices except EP3C5 and EP3C10 devices.
- (3) EP3C5 and EP3C10 devices only have phase-locked loops (PLLs) 1 and 2.
- (4) This pin applies only to EP3C5 and EP3C10 devices.
- (5) Only one of the two CDPCLK pins can feed the clock control block. You can use the other pin as a regular I/O pin.

If you do not use dedicated clock pins to feed the GCLKs, you can use them as general-purpose input pins to feed the logic array. However, when using them as general-purpose input pins, they do not have support for an I/O register and must use LE-based registers in place of an I/O register.

 For more information on how to connect the clock and PLL pins, refer to the *Cyclone III Device Family Pin Connection Guidelines* on the Altera® website.

## Clock Control Block

The clock control block drives GCLKs. Clock control blocks are located on each side of the device, close to the dedicated clock input pins. GCLKs are optimized for minimum clock skew and delay.

Table 5-2 lists the sources that can feed the clock control block, which in turn feeds the GCLKs.

**Table 5-2.** Clock Control Block Inputs

Input	Description
Dedicated clock inputs	Dedicated clock input pins can drive clocks or global signals, such as synchronous and asynchronous clears, presets, or clock enables onto given GCLKs.
Dual-purpose clock (DPCLK and CDPCLK) I/O input	DPCLK and CDPCLK I/O pins are bidirectional dual function pins that are used for high fan-out control signals, such as protocol signals, TRDY and IRDY signals for PCI, via the GCLK. Clock control blocks that have inputs driven by dual-purpose clock I/O pins are not able to drive PLL inputs.
PLL outputs	PLL counter outputs can drive the GCLK.
Internal logic	You can drive the GCLK through logic array routing to enable internal logic elements (LEs) to drive a high fan-out, low-skew signal path. Clock control blocks that have inputs driven by internal logic are not able to drive PLL inputs.


In Cyclone III family devices, dedicated clock input pins, PLL counter outputs, dual-purpose clock I/O inputs, and internal logic can all feed the clock control block for each GCLK. The output from the clock control block in turn feeds the corresponding GCLK. The GCLK can drive the PLL input if the clock control block inputs are outputs of another PLL or dedicated clock input pins. The clock control blocks are at the device periphery; there are a maximum of 20 clock control blocks available per Cyclone III device family.

The control block has two functions:

- Dynamic GCLK clock source selection (not applicable for DPCLK or CDPCLK and internal logic input)
- GCLK network power down (dynamic enable and disable)

Figure 5-1 shows the clock control block.

Figure 5-1. Clock Control Block



Notes to Figure 5-1:

- (1) The `clkswitch` signal can either be set through the configuration file or dynamically set when using the manual PLL switchover feature. The output of the multiplexer is the input clock ( $f_{IN}$ ) for the PLL.
- (2) The `clkselect[1..0]` signals are fed by internal logic and is used to dynamically select the clock source for the GCLK when the device is in user mode.
- (3) The static clock select signals are set in the configuration file. Therefore, dynamic control when the device is in user mode is not feasible.
- (4) You can use internal logic to enable or disable the GCLK in user mode.

Each PLL generates five clock outputs through the `c[4..0]` counters. Two of these clocks can drive the GCLK through a clock control block, as shown in Figure 5-1.




For more information on how to use the clock control block in the Quartus® II software, refer to the *ALTCLKCTRL Megafunction User Guide*.

## GCLK Network Clock Source Generation

Figure 5-2 shows Cyclone III family devices PLLs, clock inputs, and clock control block location for different device densities.

**Figure 5-2.** PLL, CLK[], DPCLK[], and Clock Control Block Locations in Cyclone III Family Devices (Note 1)



### Notes to Figure 5-2:

- (1) There are five clock control blocks on each side.
- (2) Only one of the corner CDPCLK pins in each corner can feed the clock control block at a time. You can use the other CDPCLK pins as general-purpose I/O pins.
- (3) Remote clocks cannot be used to feed the PLLs.
- (4) Dedicated clock paths can feed into this PLL. However, these paths are not fully compensated.

The inputs to the five clock control blocks on each side must be chosen from among the following clock sources:


- Four clock input pins.
- Five PLL counter outputs.
- Two DPCLK pins and two CDPCLK pins from both the left and right sides, and four DPCLK pins and two CDPCLK pins from both the top and bottom.
- Five signals from internal logic.

From the clock sources listed above, only two clock input pins, two PLL clock outputs, one DPCLK or CDPCLK pin, and one source from internal logic can drive into any given clock control block, as shown in [Figure 5-1 on page 5-5](#).

Out of these five inputs to any clock control block, the two clock input pins and two PLL outputs are dynamically selected to feed a GCLK. The clock control block supports static selection of the signal from internal logic.

[Figure 5-3](#) shows the simplified version of the five clock control blocks on each side of Cyclone III family devices periphery.

**Figure 5-3.** Clock Control Blocks on Each Side of Cyclone III Family Devices *(Note 1)*



**Note to Figure 5-3:**

(1) The left and right sides of the device have two DPCLK pins; the top and bottom of the device have four DPCLK pins.

## GCLK Network Power Down

You can disable Cyclone III family devices GCLK (power down) by both static and dynamic approaches. In the static approach, configuration bits are set in the configuration file generated by the Quartus II software, which automatically disables unused GCLKs. The dynamic clock enable or disable feature allows internal logic to control clock enable or disable of the GCLKs in Cyclone III family devices.

When a clock network is disabled, all the logic fed by the clock network is in an off-state, thereby reducing the overall power consumption of the device. This function is independent of the PLL and is applied directly on the clock network, as shown in [Figure 5-1 on page 5-5](#).

You can set the input clock sources and the `clkena` signals for the GCLK multiplexers through the Quartus II software using the `ALTCLKCTRL` megafunction.


 For more information, refer to the [ALTCLKCTRL Megafunction User Guide](#).

## clkena Signals

Cyclone III family devices support `clkena` signals at the GCLK network level. This allows you to gate-off the clock even when a PLL is used. Upon re-enabling the output clock, the PLL does not need a resynchronization or re-lock period because the circuit gates off the clock at the clock network level. In addition, the PLL can remain locked independent of the `clkena` signals because the loop-related counters are not affected.

Figure 5-4 shows how to implement `clkena`.

**Figure 5-4.** `clkena` Implementation




 The `clkena` circuitry controlling the output C0 of the PLL to an output pin is implemented with two registers instead of a single register, as shown in Figure 5-4.

Figure 5-5 shows the waveform example for a clock output enable. The `clkena` signal is sampled on the falling edge of the clock (`clk_in`).

 This feature is useful for applications that require low power or sleep mode.

**Figure 5-5.** `clkena` Implementation: Output Enable



The `clkena` signal can also disable clock outputs if the system is not tolerant to frequency overshoot during PLL resynchronization.

Altera® recommends using the `clkena` signals when switching the clock source to the PLLs or the GCLK. The recommended sequence is:

1. Disable the primary output clock by deasserting the `clkena` signal.
2. Switch to the secondary clock using the dynamic select signals of the clock control block.
3. Allow some clock cycles of the secondary clock to pass before reasserting the `clkena` signal. The exact number of clock cycles you must wait before enabling the secondary clock is design-dependent. You can build custom logic to ensure glitch-free transition when switching between different clock sources.

## PLLs in Cyclone III Family Devices

Cyclone III family devices offer up to four PLLs that provide robust clock management and synthesis for device clock management, external system clock management, and high-speed I/O interfaces.



For more information on the number of PLLs in each device density, refer to the *Cyclone III Device Family Overview* chapter in volume 1 of the *Cyclone III Device Handbook*.

Cyclone III family devices PLLs have the same core analog structure.

Table 5-3 shows the features available in Cyclone III family devices PLLs.

**Table 5-3.** Cyclone III Family Devices PLL Hardware Features

Hardware Features	Availability
C (output counters)	5
M, N, C counter sizes	1 to 512 (1)
Dedicated clock outputs	1 single-ended or 1 differential
Clock input pins	4 single-ended or 2 differential pins
Spread-spectrum input clock tracking	✓ (2)
PLL cascading	Through GCLK
Compensation modes	Source-Synchronous Mode, No Compensation Mode, Normal Mode, and Zero Delay Buffer Mode
Phase shift resolution	Down to 96-ps increments (3)
Programmable duty cycle	✓
Output counter cascading	✓
Input clock switchover	✓
User mode reconfiguration	✓
Loss of lock detection	✓

**Notes to Table 5-3:**


- (1) C counters range from 1 through 512 if the output clock uses a 50% duty cycle. For any output clocks using a non-50% duty cycle, the post-scale counters range from 1 through 256.
- (2) Only applicable if the input clock jitter is in the input jitter tolerance specifications.
- (3) The smallest phase shift is determined by the voltage-controlled oscillator (VCO) period divided by eight. For degree increments, Cyclone III family devices can shift all output frequencies in increments of at least 45°. Smaller degree increments are possible depending on the frequency and divide parameters.

# Cyclone III Family Devices PLL

## Cyclone III Family Devices PLL Hardware Overview

Figure 5-6 shows a simplified block diagram of the major components of the PLL of Cyclone III family devices.

**Figure 5-6.** Cyclone III Family Devices PLL Block Diagram (Note 1)



### Notes to Figure 5-6:

- (1) Each clock source can come from any of the four clock pins located on the same side of the device as the PLL.
- (2) This is the VCO post-scale counter K.
- (3) This input port is fed by a pin-driven dedicated GCLK, or through a clock control block if the clock control block is fed by an output from another PLL or a pin-driven dedicated GCLK. An internally generated global signal cannot drive the PLL.


 The VCO post-scale counter K is used to divide the supported VCO range by two. The VCO frequency reported by the Quartus II software in the PLL summary section of the compilation report takes into consideration the VCO post-scale counter value. Therefore, if the VCO post-scale counter has a value of 2, the frequency reported is lower than the  $f_{VCO}$  specification specified in the *Cyclone III Device Data Sheet* and *Cyclone III LS Device Data Sheet* chapters in volume 2 of the *Cyclone III Device Handbook*.

### External Clock Outputs

Each PLL of Cyclone III family devices support one single-ended clock output (or one differential pair). Only the C0 output counter can feed the dedicated external clock outputs, as shown in Figure 5-7, without going through the GCLK. Other output counters can feed other I/O pins through the GCLK.

Figure 5-7 shows the external clock outputs for PLLs.

Figure 5-7. External Clock Outputs for PLLs



**Notes to Figure 5-7:**

- (1) These external clock enable signals are available only when using the ALTCLKCTRL megafunction.
- (2) PLL#\_CLKOUTp and PLL#\_CLKOUTn pins are dual-purpose I/O pins that you can use as one single-ended or one differential clock output.

Each pin of a differential output pair is 180° out of phase. The Quartus II software places the NOT gate in your design into the I/O element to implement 180° phase with respect to the other pin in the pair. The clock output pin pairs support the same I/O standards as standard output pins (in the top and bottom banks) as well as LVDS, LVPECL, differential HSTL, and differential SSTL.

 To determine which I/O standards are supported by the PLL clock input and output pins, refer to the *Cyclone III Device I/O Features* chapter in volume 1 of the *Cyclone III Device Handbook*.

PLLs of Cyclone III family devices can also drive out to any regular I/O pin through the GCLK. You can also use the external clock output pins as general purpose I/O pins if external PLL clocking is not required.

## Clock Feedback Modes

Cyclone III family devices PLLs support up to four different clock feedback modes. Each mode allows clock multiplication and division, phase shifting, and programmable duty cycle.



Input and output delays are fully compensated by the PLL only when you are using the dedicated clock input pins associated with a given PLL as the clock sources. For example, when using PLL1 in normal mode, the clock delays from the input pin to the PLL and the PLL clock output-to-destination register are fully compensated, provided that the clock input pin is one of the following four pins:

- CLK0
- CLK1
- CLK2
- CLK3


When driving the PLL using the GCLK network, the input and output delays may not be fully compensated in the Quartus II software.

## Source-Synchronous Mode

If the data and clock arrive at the same time at the input pins, the phase relationship between the data and clock remains the same at the data and clock ports of any I/O element input register.

Figure 5-8 shows an example waveform of the data and clock in this mode. Use this mode for source-synchronous data transfers. Data and clock signals at the I/O element experience similar buffer delays as long as the same I/O standard is used.

**Figure 5-8.** Phase Relationship Between Data and Clock in Source-Synchronous Mode



Source-synchronous mode compensates for delay of the clock network used, including any difference in the delay between the following two paths:

- Data pin to I/O element register input
- Clock input pin to the PLL phase-frequency detector (PFD) input




Set the input pin to the register delay chain in the I/O element to zero in the Quartus II software for all data pins clocked by a source-synchronous mode PLL. Also, all data pins must use the **PLL COMPENSATED logic** option in the Quartus II software.

## No Compensation Mode

In no compensation mode, the PLL does not compensate for any clock networks. This provides better jitter performance because clock feedback into the PFD does not pass through as much circuitry. Both the PLL internal and external clock outputs are phase-shifted with respect to the PLL clock input.

Figure 5-9 shows a waveform example of the phase relationship of the PLL clock in this mode.

**Figure 5-9.** Phase Relationship Between PLL Clocks in No Compensation Mode



### Notes to Figure 5-9:


- (1) Internal clocks fed by the PLL are phase-aligned to each other.
- (2) The PLL clock outputs can lead or lag the PLL input clocks.

## Normal Mode

An internal clock in normal mode is phase-aligned to the input clock pin. The external clock output pin has a phase delay relative to the clock input pin if connected in this mode. The Quartus II software timing analyzer reports any phase difference between the two. In normal mode, the PLL fully compensates the delay introduced by the GCLK network.

Figure 5-10 shows a waveform example of the phase relationship of the PLL clocks in this mode.

**Figure 5-10.** Phase Relationship Between PLL Clocks in Normal Mode



**Note to Figure 5-10:**


(1) The external clock output can lead or lag the PLL internal clock signals.

## Zero Delay Buffer Mode

In zero delay buffer (ZDB) mode, the external clock output pin is phase-aligned with the clock input pin for zero delay through the device. When using this mode, use the same I/O standard on the input clock and output clocks to guarantee clock alignment at the input and output pins.

Figure 5-11 shows an example waveform of the phase relationship of the PLL clocks in ZDB mode.

**Figure 5-11.** Phase Relationship Between PLL Clocks in ZDB Mode



## Hardware Features

PLLs of Cyclone III family devices support several features for general-purpose clock management. This section discusses clock multiplication and division implementation, phase shifting implementations, and programmable duty cycles.

### Clock Multiplication and Division

Each Cyclone III device family PLL provides clock synthesis for PLL output ports using  $M/(N \times \text{post-scale counter})$  scaling factors. The input clock is divided by a pre-scale factor,  $N$ , and is then multiplied by the  $M$  feedback factor. The control loop drives the VCO to match  $f_{\text{IN}} (M/N)$ . Each output port has a unique post-scale counter that divides down the high-frequency VCO. For multiple PLL outputs with different frequencies, the VCO value is the least common multiple of the output frequencies that meets its frequency specifications. For example, if output frequencies required from one PLL are 33 and 66 MHz, the Quartus II software sets the VCO to 660 MHz (the least common multiple of 33 and 66 MHz in the VCO range). Then, the post-scale counters scale down the VCO frequency for each output port.

There is one pre-scale counter,  $N$ , and one multiply counter,  $M$ , per PLL, with a range of 1 to 512 for both  $M$  and  $N$ . The  $N$  counter does not use duty cycle control because the purpose of this counter is only to calculate frequency division. There are five generic post-scale counters per PLL that can feed GCLKs or external clock outputs. These post-scale counters range from 1 to 512 with a 50% duty cycle setting. The post-scale counters range from 1 to 256 with any non-50% duty cycle setting. The sum of the high/low count values chosen for a design selects the divide value for a given counter.

The Quartus II software automatically chooses the appropriate scaling factors according to the input frequency, multiplication, and division values entered into the ALTPLL megafunction.




Phase alignment between output counters are determined using the  $t_{\text{PLL\_PSERR}}$  specification.

## Post-Scale Counter Cascading

PLLs of Cyclone III family devices support post-scale counter cascading to create counters larger than 512. This is implemented by feeding the output of one C counter into the input of the next C counter, as shown in Figure 5-12.

**Figure 5-12.** Counter Cascading



When cascading counters to implement a larger division of the high-frequency VCO clock, the cascaded counters behave as one counter with the product of the individual counter settings.

For example, if  $C0 = 4$  and  $C1 = 2$ , the cascaded value is  $C0 \times C1 = 8$ .



Post-scale counter cascading is automatically set by the Quartus II software in the configuration file. Post-scale counter cascading cannot be performed using the PLL reconfiguration.

## Programmable Duty Cycle

The programmable duty cycle allows PLLs to generate clock outputs with a variable duty cycle. This feature is supported on the PLL post-scale counters. You can achieve the duty cycle setting by a low and high time count setting for the post-scale counters. The Quartus II software uses the frequency input and the required multiply or divide rate to determine the duty cycle choices. The post-scale counter value determines the precision of the duty cycle. The precision is defined by 50% divided by the post-scale counter value. For example, if the C0 counter is 10, steps of 5% are possible for duty cycle choices between 5 to 90%.

Combining the programmable duty cycle with programmable phase shift allows the generation of precise non-overlapping clocks.

## PLL Control Signals

You can use the following three signals to observe and control the PLL operation and resynchronization.

### pfdena

Use the `pfdena` signal to maintain the last locked frequency so that your system has time to store its current settings before shutting down. The `pfdena` signal controls the PFD output with a programmable gate. If you disable the PFD, the VCO operates at its last set value of control voltage and frequency with some long-term drift to a lower frequency.

### areset

The `areset` signal is the reset or resynchronization input for each PLL. The device input pins or internal logic can drive these input signals. When driven high, the PLL counters reset, clearing the PLL output and placing the PLL out of lock. The VCO is then set back to its nominal setting. When driven low again, the PLL resynchronizes to its input as it re-locks.

You must include the `areset` signal in your designs if one of the following conditions is true:

- PLL reconfiguration or clock switchover enabled in your design
- Phase relationships between the PLL input clock and output clocks must be maintained after a loss-of-lock condition

 If the input clock to the PLL is toggling or unstable upon power up, assert the `areset` signal after the input clock is stable and within specifications.


### locked

The `locked` output indicates that the PLL has locked onto the reference clock and the PLL clock outputs are operating at the desired phase and frequency set in the Quartus II MegaWizard™ Plug-in Manager.

 Altera recommends that you use the `areset` and `locked` signals in your designs to control and observe the status of your PLL.

This implementation is illustrated in [Figure 5-13](#).

**Figure 5-13.** Locked Signal Implementation



If you use the SignalTap® II tool to probe the locked signal before the D flip-flop, the locked signal goes low only when areset is deasserted. If the areset signal is not enabled, the extra logic is not implemented in the ALTPLL megafunction.

 For more information on the PLL control signals, refer to the *ALTPLL Megafunction User Guide*.

## Clock Switchover

The clock switchover feature allows the PLL to switch between two reference input clocks. Use this feature for clock redundancy or for a dual-clock domain application, such as a system that turns on the redundant clock if the previous clock stops running. Your design can automatically perform clock switchover when the clock is no longer toggling, or based on the user control signal, `clkswitch`.


### Automatic Clock Switchover

PLLs of Cyclone III family devices support a fully configurable clock switchover capability.

When the current reference clock is not present, the clock-sense block automatically switches to the backup clock for PLL reference. The clock switchover circuit also sends out three status signals—`clkbad[0]`, `clkbad[1]`, and `activeclock`—from the PLL to implement a custom switchover circuit. You can select a clock source at the backup clock by connecting it to the `inclk1` port of the PLL in your design.

Figure 5-14 shows the block diagram of the switchover circuit built into the PLL.

**Figure 5-14.** Automatic Clock Switchover Circuit




There are two possible ways to use the clock switchover feature:

- Use the switchover circuitry for switching from `inclk0` to `inclk1` running at the same frequency. For example, in applications that require a redundant clock with the same frequency as the reference clock, the switchover state machine generates a signal that controls the multiplexer select input shown in [Figure 5-14](#). In this case, `inclk1` becomes the reference clock for the PLL. This automatic switchover can switch back and forth between the `inclk0` and `inclk1` clocks any number of times, when one of the two clocks fails and the other clock is available
- Use the `clkswitch` input for user- or system-controlled switch conditions. This is possible for same-frequency switchover or to switch between inputs of different frequencies. For example, if `inclk0` is 66 MHz and `inclk1` is 200 MHz, you must control the switchover because the automatic clock-sense circuitry cannot monitor primary and secondary clock frequencies with a frequency difference of more than 20%. This feature is useful when clock sources can originate from multiple cards on the backplane, requiring a system-controlled switchover between frequencies of operation. Choose the secondary clock frequency so the VCO operates in the recommended frequency range. Also, set the M, N, and C counters accordingly to keep the VCO operating frequency in the recommended range

[Figure 5-15](#) shows a waveform example of the switchover feature when using automatic loss of clock detection. Here, the `inclk0` signal remains low. After the `inclk0` signal remains low for approximately two clock cycles, the clock-sense circuitry drives the `clkbad[0]` signal high. Also, because the reference clock signal is not toggling, the switchover state machine controls the multiplexer through the `clksw` signal to switch to `inclk1`.

**Figure 5-15.** Automatic Switchover Upon Clock Loss Detection *(Note 1)*



**Note to Figure 5-15:**

- (1) Switchover is enabled on the falling edge of `inclk0` or `inclk1`, depending on which clock is available. In this figure, switchover is enabled on the falling edge of `inclk1`.


## Manual Override

When you are using the automatic switchover, you must switch input clocks with the manual override feature with the `clkswitch` input.

Figure 5-16 shows an example of a waveform illustrating the switchover feature when controlled by `clkswitch`. In this case, both clock sources are functional and `inclk0` is selected as the reference clock. A low-to-high transition of the `clkswitch` signal starts the switchover sequence. The `clkswitch` signal must be high for at least three clock cycles (at least three of the longer clock period if `inclk0` and `inclk1` have different frequencies). On the falling edge of `inclk0`, the reference clock of the counter, `muxout`, is gated off to prevent any clock glitching. On the falling edge of `inclk1`, the reference clock multiplexer switches from `inclk0` to `inclk1` as the PLL reference. On the falling edge of `inclk1`, the reference clock multiplexer switches from `inclk0` to `inclk1` as the PLL reference, and the `activeclock` signal changes to indicate which clock is currently feeding the PLL.

In this mode, the `activeclock` signal mirrors the `clkswitch` signal. As both blocks are still functional during the manual switch, neither `clkbad` signals go high. Because the switchover circuit is positive edge-sensitive, the falling edge of the `clkswitch` signal does not cause the circuit to switch back from `inclk1` to `inclk0`. When the `clkswitch` signal goes high again, the process repeats. The `clkswitch` signal and the automatic switch only works depending on the availability of the clock that is switched to. If the clock is unavailable, the state machine waits until the clock is available.

**Figure 5-16.** Clock Switchover Using the `clkswitch` Control (1)



**Note to Figure 5-16:**

(1) Both `inclk0` and `inclk1` must be running when the `clkswitch` signal goes high to start a manual clock switchover event.

### Manual Clock Switchover

PLLs of Cyclone III family devices support manual switchover, in which the `clkswitch` signal controls whether `inclk0` or `inclk1` is the input clock to the PLL. The characteristics of a manual switchover is similar to the manual override feature in an automatic clock switchover, in which the switchover circuit is edge-sensitive. When the `clkswitch` signal goes high, the switchover sequence starts. The falling edge of the `clkswitch` signal does not cause the circuit to switch back to the previous input clock.

For more information on PLL software support in the Quartus II software, refer to the *ALTPLL Megafunction User Guide*.

### Guidelines


Use the following guidelines to design with clock switchover in PLLs:

- Clock loss detection and automatic clock switchover requires that the `inclk0` and `inclk1` frequencies be within 20% of each other. Failing to meet this requirement causes the `clkbad[0]` and `clkbad[1]` signals to function improperly.
- When using manual clock switchover, the difference between `inclk0` and `inclk1` can be more than 20%. However, differences between the two clock sources (frequency, phase, or both) can cause the PLL to lose lock. Resetting the PLL ensures that the correct phase relationships are maintained between the input and output clocks.

Both `inclk0` and `inclk1` must be running when the `clkswitch` signal goes high to start the manual clock switchover event. Failing to meet this requirement causes the clock switchover to malfunction.

- Applications that require a clock switchover feature and a small frequency drift must use a low-bandwidth PLL. When referencing input clock changes, the low-bandwidth PLL reacts slower than a high-bandwidth PLL. When the switchover happens, the low-bandwidth PLL propagates the stopping of the clock to the output slower than the high-bandwidth PLL. The low-bandwidth PLL filters out jitter on the reference clock. However, you must be aware that the low-bandwidth PLL also increases lock time.
- After a switchover occurs, there may be a finite resynchronization period for the PLL to lock onto a new clock. The exact amount of time it takes for the PLL to re-lock is dependent on the PLL configuration.
- If the phase relationship between the input clock to the PLL and output clock from the PLL is important in your design, assert `areset` for 10 ns after performing a clock switchover. Wait for the locked signal (or gated lock) to go high before re-enabling the output clocks from the PLL.
- **Figure 5-17** shows how the VCO frequency gradually decreases when the primary clock is lost and then increases as the VCO locks on to the secondary clock. After the VCO locks on to the secondary clock, some overshoot can occur (an over-frequency condition) in the VCO frequency.

**Figure 5-17.** VCO Switchover Operating Frequency



- Disable the system during switchover if the system is not tolerant to frequency variations during the PLL resynchronization period. You can use the `clkbad[0]` and `clkbad[1]` status signals to turn off the PFD (`pfdena = 0`) so the VCO maintains its last frequency. You can also use the switchover state machine to switch over to the secondary clock. Upon enabling the PFD, output clock enable signals (`clkena`) can disable clock outputs during the switchover and resynchronization period. Once the lock indication is stable, the system can re-enable the output clock or clocks.

## Programmable Bandwidth

The PLL bandwidth is the measure of the PLL's ability to track the input clock and its associated jitter. PLLs of Cyclone III family devices provide advanced control of the PLL bandwidth using the programmable characteristics of the PLL loop, including loop filter and charge pump. The closed-loop gain 3-dB frequency in the PLL determines the PLL bandwidth. The bandwidth is approximately the unity gain point for open loop PLL response.

## Phase Shift Implementation

Phase shift is used to implement a robust solution for clock delays in Cyclone III family devices. Phase shift is implemented with a combination of the VCO phase output and the counter starting time. The VCO phase output and counter starting time are the most accurate methods of inserting delays, because they are purely based on counter settings, which are independent of process, voltage, and temperature.

You can phase shift the output clocks from the PLLs of Cyclone III family devices in either:

- Fine resolution using VCO phase taps, or
- Coarse resolution using counter starting time

Fine resolution phase shifts are implemented by allowing any of the output counters (`C[4..0]`) or the M counter to use any of the eight phases of the VCO as the reference clock. This allows you to adjust the delay time with a fine resolution. The minimum delay time that you can insert using this method is defined by:

**Equation 5-1.**

$$\Phi_{\text{fine}} = \frac{T_{VCO}}{8} = \frac{1}{8f_{VCO}} = \frac{N}{8Mf_{REF}}$$

in which  $f_{REF}$  is the input reference clock frequency.

For example, if  $f_{REF}$  is 100 MHz,  $N = 1$ , and  $M = 8$ , then  $f_{VCO} = 800$  MHz, and  $\Phi_{\text{fine}} = 156.25$  ps. The PLL operating frequency defines this phase shift, a value that depends on reference clock frequency and counter settings.

Coarse resolution phase shifts are implemented by delaying the start of the counters for a predetermined number of counter clocks. You can express coarse phase shift as:


**Equation 5-2.**

$$\Phi_{\text{coarse}} = \frac{C-1}{f_{VCO}} = \frac{(C-1)N}{Mf_{REF}}$$

C is the count value set for the counter delay time (this is the initial setting in the PLL usage section of the compilation report in the Quartus II software). If the initial value is 1,  $C - 1 = 0^\circ$  phase shift.

Figure 5-18 shows an example of phase shift insertion using fine resolution through VCO phase taps method. The eight phases from the VCO are shown and labeled for reference. For this example, CLK0 is based on  $0^\circ$  phase from the VCO and has the C value for the counter set to one. The CLK1 signal is divided by four, two VCO clocks for high time and two VCO clocks for low time. CLK1 is based on the  $135^\circ$  phase tap from the VCO and has the C value for the counter set to one. The CLK1 signal is also divided by four. In this case, the two clocks are offset by  $3\Phi_{\text{fine}}$ . CLK2 is based on the  $0^\circ$  phase from the VCO but has the C value for the counter set to three. This creates a delay of two  $\Phi_{\text{coarse}}$  (two complete VCO periods).

**Figure 5-18.** Delay Insertion Using VCO Phase Output and Counter Delay Time



You can use the coarse and fine phase shifts to implement clock delays in Cyclone III family devices.


Cyclone III family devices support dynamic phase shifting of VCO phase taps only. The phase shift is configurable for any number of times. Each phase shift takes about one `scanclk` cycle, allowing you to implement large phase shifts quickly.

## PLL Cascading

Two PLLs are cascaded to each other through the clock network. If your design cascades PLLs, the source (upstream) PLL must have a low-bandwidth setting, while the destination (downstream) PLL must have a high-bandwidth setting.

Figure 5-19 shows using GCLK while cascading PLLs.

**Figure 5-19.** PLL Cascading Using GCLK



## PLL Reconfiguration

PLLs use several divide counters and different VCO phase taps to perform frequency synthesis and phase shifts. In PLLs of Cyclone III family devices, you can reconfigure both counter settings and phase shift the PLL output clock in real time. You can also change the charge pump and loop filter components, which dynamically affects PLL bandwidth. You can use these PLL components to update the output clock frequency, PLL bandwidth, and phase shift in real time, without reconfiguring the entire FPGA.

The ability to reconfigure the PLL in real time is useful in applications that might operate at multiple frequencies. It is also useful in prototyping environments, allowing you to sweep PLL output frequencies and adjust the output clock phase dynamically. For instance, a system generating test patterns is required to generate and send patterns at 75 or 150 MHz, depending on the requirements of the device under test. Reconfiguring PLL components in real time allows you to switch between two such output frequencies in a few microseconds.

You can also use this feature to adjust clock-to-out ( $t_{CO}$ ) delays in real time by changing the PLL output clock phase shift. This approach eliminates the need to regenerate a configuration file with the new PLL settings.


## PLL Reconfiguration Hardware Implementation

The following PLL components are configurable in real time:

- Pre-scale counter (N)
- Feedback counter (M)
- Post-scale output counters (C0 - C4)
- Dynamically adjust the charge pump current ( $I_{CP}$ ) and loop filter components (R, C) to facilitate on-the-fly reconfiguration of the PLL bandwidth

Figure 5-20 shows how to adjust PLL counter settings dynamically by shifting their new settings into a serial shift register chain or scan chain. Serial data shifts to the scan chain via the `scandata` port, and shift registers are clocked by `scanclk`. The maximum `scanclk` frequency is 100 MHz. After shifting the last bit of data, asserting the `configupdate` signal for at least one `scanclk` clock cycle synchronously updates the PLL configuration bits with the data in the scan registers.

Figure 5-20. PLL Reconfiguration Scan Chain




 The counter settings are updated synchronously to the clock frequency of the individual counters. Therefore, not all counters update simultaneously.

To reconfigure the PLL counters, perform the following steps:

1. The `scanclkena` signal is asserted at least one `scanclk` cycle prior to shifting in the first bit of `scandata` (`Dn`).
2. Serial data (`scandata`) is shifted into the scan chain on the second rising edge of `scanclk`.
3. After all 144 bits have been scanned into the scan chain, the `scanclkena` signal is deasserted to prevent inadvertent shifting of bits in the scan chain.
4. The `configupdate` signal is asserted for one `scanclk` cycle to update the PLL counters with the contents of the scan chain.
5. The `scandone` signal goes high indicating that the PLL is being reconfigured. A falling edge indicates that the PLL counters have been updated with new settings.
6. Reset the PLL using the `areset` signal if you make any changes to the M, N, post-scale output C counters, or the  $I_{CP}$ , R, C settings.
7. You can repeat steps 1 through 5 to reconfigure the PLL any number of times.

Figure 5-21 shows a functional simulation of the PLL reconfiguration feature.

**Figure 5-21.** PLL Reconfiguration Scan Chain



 When reconfiguring the counter clock frequency, the corresponding counter phase shift settings cannot be reconfigured using the same interface. You can reconfigure phase shifts in real time using the dynamic phase shift reconfiguration interface. If you reconfigure the counter frequency, but wish to keep the same non-zero phase shift setting (for example,  $90^\circ$ ) on the clock output, you must reconfigure the phase shift after reconfiguring the counter clock frequency.

### Post-Scale Counters (C0 to C4)

You can configure multiply or divide values and duty cycle of post-scale counters in real time. Each counter has an 8-bit high time setting and an 8-bit low time setting. The duty cycle is the ratio of output high or low time to the total cycle time, which is the sum of the two. Additionally, these counters have two control bits, `rbypass`, for bypassing the counter, and `rse1odd`, to select the output clock duty cycle.

When the `rbypass` bit is set to 1, it bypasses the counter, resulting in a divide by one. When this bit is set to 0, the PLL computes the effective division of the VCO output frequency based on the high and low time counters. For example, if the post-scale divide factor is 10, the high and low count values is set to 5 and 5 respectively, to achieve a 50–50% duty cycle. The PLL implements this duty cycle by transitioning the output clock from high-to-low on the rising edge of the VCO output clock. However, a 4 and 6 setting for the high and low count values, respectively, would produce an output clock with 40–60% duty cycle.

The `rse1odd` bit indicates an odd divide factor for the VCO output frequency with a 50% duty cycle. For example, if the post-scale divide factor is three, the high and low time count values are 2 and 1, respectively, to achieve this division. This implies a 67%–33% duty cycle. If you need a 50%–50% duty cycle, you must set the `rse1odd` control bit to 1 to achieve this duty cycle despite an odd division factor. The PLL implements this duty cycle by transitioning the output clock from high-to-low on a falling edge of the VCO output clock. When you set `rse1odd = 1`, subtract 0.5 cycles from the high time and add 0.5 cycles to the low time.

For example:

- High time count = 2 cycles
- Low time count = 1 cycle
- `rse1odd = 1` effectively equals:
  - High time count = 1.5 cycles
  - Low time count = 1.5 cycles
  - Duty cycle = (1.5/3)% high time count and (1.5/3)% low time count

### Scan Chain Description

PLLs of Cyclone III family devices have a 144-bit scan chain.

Table 5–4 shows the number of bits for each component of the PLL.

**Table 5–4.** Cyclone III Family Devices PLL Reprogramming Bits (Part 1 of 2)

Block Name	Number of Bits		
	Counter	Other	Total
C4 (1)	16	2 (2)	18
C3	16	2 (2)	18
C2	16	2 (2)	18
C1	16	2 (2)	18
C0	16	2 (2)	18
M	16	2 (2)	18

**Table 5-4.** Cyclone III Family Devices PLL Reprogramming Bits (Part 2 of 2)

Block Name	Number of Bits		
	Counter	Other	Total
N	16	2 (2)	18
Charge Pump	9	0	9
Loop Filter (3)	9	0	9
Total number of bits:			144

**Notes to Table 5-4:**

- (1) LSB bit for C4 low-count value is the first bit shifted into the scan chain.
- (2) These two control bits include `rbypass`, for bypassing the counter, and `rse1odd`, to select the output clock duty cycle.
- (3) MSB bit for loop filter is the last bit shifted into the scan chain.

Figure 5-22 shows the scan chain order of the PLL components.

**Figure 5-22.** PLL Component Scan Chain Order





Figure 5-23 shows the scan chain bit order sequence for one PLL post-scale counter in PLLs of Cyclone III family devices.

**Figure 5-23.** Scan Chain Bit Order



### Charge Pump and Loop Filter

You can reconfigure the charge pump and loop filter settings to update the PLL bandwidth in real time. Table 5-5 through Table 5-7 show the possible settings for charge pump (ICP), loop filter resistor (R), and capacitor (C) values for PLLs of Cyclone III family devices.

**Table 5-5.** Charge Pump Bit Control

CP[2]	CP[1]	CP[0]	Setting (Decimal)
0	0	0	0
1	0	0	1
1	1	0	3
1	1	1	7

**Table 5-6.** Loop Filter Resistor Value Control

LFR[4]	LFR[3]	LFR[2]	LFR[1]	LFR[0]	Setting (Decimal)
0	0	0	0	0	0
0	0	0	1	1	3
0	0	1	0	0	4
0	1	0	0	0	8
1	0	0	0	0	16
1	0	0	1	1	19
1	0	1	0	0	20
1	1	0	0	0	24
1	1	0	1	1	27
1	1	1	0	0	28
1	1	1	1	0	30

**Table 5-7.** Loop Filter Control of High Frequency Capacitor

LFC[1]	LFC[0]	Setting (Decimal)
0	0	0
0	1	1
1	1	3

### Bypassing PLL Counter

Bypassing a PLL counter results in a multiply (M counter) or a divide (N, C0 to C4 counters) factor of one.

Table 5–8 shows the settings for bypassing the counters in PLLs of Cyclone III family devices.

**Table 5–8.** PLL Counter Settings

PLL Scan Chain Bits [0..8] Settings								MSB	Description
LSB									
X	X	X	X	X	X	X	X	1 (1)	PLL counter bypassed
X	X	X	X	X	X	X	X	0 (1)	PLL counter not bypassed

**Note to Table 5–8:**

(1) Bypass bit.

To bypass any of the PLL counters, set the bypass bit to 1. This ignores the values on the other bits.

### Dynamic Phase Shifting

The dynamic phase shifting feature allows the output phase of individual PLL outputs to be dynamically adjusted relative to each other and the reference clock without sending serial data through the scan chain of the corresponding PLL. This feature simplifies the interface and allows you to quickly adjust  $t_{CO}$  delays by changing output clock phase shift in real time. This is achieved by incrementing or decrementing the VCO phase-tap selection to a given C counter or to the M counter. The phase is shifted by 1/8 the VCO frequency at a time. The output clocks are active during this phase reconfiguration process.

Table 5–9 shows the control signals that are used for dynamic phase shifting.

**Table 5–9.** Dynamic Phase Shifting Control Signals

Signal Name	Description	Source	Destination
PHASECOUNTERSELECT [2 : 0]	Counter Select. Three bits decoded to select either the M or one of the C counters for phase adjustment. One address map to select all C counters. This signal is registered in the PLL on the rising edge of SCANCLK.	Logic array or I/O pins	PLL reconfiguration circuit
PHASEUPDOWN	Selects dynamic phase shift direction; 1 = UP, 0 = DOWN. Signal is registered in the PLL on the rising edge of SCANCLK.	Logic array or I/O pins	PLL reconfiguration circuit
PHASESTEP	Logic high enables dynamic phase shifting.	Logic array or I/O pins	PLL reconfiguration circuit
SCANCLK	Free running clock from core used in combination with PHASESTEP to enable or disable dynamic phase shifting. Shared with SCANCLK for dynamic reconfiguration.	GCLK or I/O pins	PLL reconfiguration circuit
PHASEDONE	When asserted, it indicates to core logic that the phase adjustment is complete and PLL is ready to act on a possible second adjustment pulse. Asserts based on internal PLL timing. Deasserts on rising edge of SCANCLK.	PLL reconfiguration circuit	Logic array or I/O pins

Table 5-10 shows the PLL counter selection based on the corresponding PHASECOUNTERSELECT setting.

**Table 5-10.** Phase Counter Select Mapping


PHASECOUNTERSELECT [2]	[1]	[0]	Selects
0	0	0	All Output Counters
0	0	1	M Counter
0	1	0	C0 Counter
0	1	1	C1 Counter
1	0	0	C2 Counter
1	0	1	C3 Counter
1	1	0	C4 Counter

To perform one dynamic phase shift step, you must perform the following procedures:

1. Set phaseupdown and phasecounterselect as required.
2. Assert phasestep for at least two scanclk cycles. Each phasestep pulse enables one phase shift.
3. Deassert phasestep.
4. Wait for phasedone to go high.
5. You can repeat steps 1 through 4 as many times as required to get multiple phase shifts.

All signals are synchronous to scanclk, so they are latched on the scanclk edges and must meet  $t_{SU}$  or  $t_{H}$  requirements (with respect to the scanclk edges).

**Figure 5-24.** PLL Dynamic Phase Shift



Dynamic phase shifting can be repeated indefinitely. All signals are synchronous to scanclk, so they must meet  $t_{SU}$  or  $t_{H}$  requirements (with respect to scanclk edges).

The `phasesstep` signal is latched on the negative edge of `scanclk`. In [Figure 5-24](#), this is shown by the second `scanclk` falling edge. `phasesstep` must stay high for at least two `scanclk` cycles. On the second `scanclk` rising edge after `phasesstep` is latched (indicated by the fourth rising edge), the values of `phaseupdown` and `phasecounterselect` are latched and the PLL starts dynamic phase shifting for the specified counter or counters and in the indicated direction. On the fourth `scanclk` rising edge, `phasedone` goes high to low and remains low until the PLL finishes dynamic phase shifting. You can perform another dynamic phase shift after the `phasedone` signal goes from low to high.

Depending on the VCO and `scanclk` frequencies, `phasedone` low time may be greater than or less than one `scanclk` cycle. The maximum time for reconfiguring phase shift dynamically is to be determined (TBD) based on device characterization.

After `phasedone` goes from low to high, you can perform another dynamic phase shift. `phasesstep` pulses must be at least one `scanclk` cycle apart.



For information on the `ALTPLL_RECONFIG` Megawizard Plug-In Manager, refer to the [ALTPLL\\_RECONFIG Megafunction User Guide](#).

## Spread-Spectrum Clocking

Cyclone III family devices can accept a spread-spectrum input with typical modulation frequencies. However, the device cannot automatically detect that the input is a spread-spectrum signal. Instead, the input signal looks like deterministic jitter at the input of the PLL. PLLs of Cyclone III family devices can track a spread-spectrum input clock as long as it is in the input jitter tolerance specifications and the modulation frequency of the input clock is below the PLL bandwidth, which is specified in the fitter report. Cyclone III family devices cannot generate spread-spectrum signals internally.

## PLL Specifications



For information on PLL specifications, refer to the [Cyclone III Device Data Sheet](#) and [Cyclone III LS Device Data Sheet](#) chapters in volume 2 of the [Cyclone III Device Handbook](#).

## Chapter Revision History

Table 5-11 shows the revision history for this chapter.

**Table 5-11.** Chapter Revision History (Part 1 of 2)

Date and Document Version	Changes Made	Summary of Changes
July 2009 v3.1	Made minor correction to the part number.	—
June 2009 v3.0	<ul style="list-style-type: none"> <li>■ Updated chapter part number.</li> <li>■ Updated “Clock Networks” on page 5-1.</li> <li>■ Updated Table 5-1 on page 5-2, Table 5-3 on page 5-9.</li> <li>■ Updated “PLLs in Cyclone III Family Devices” on page 5-9.</li> <li>■ Updated “PLL Reconfiguration Hardware Implementation” on page 5-25.</li> <li>■ Updated “Spread-Spectrum Clocking” on page 5-32.</li> </ul>	Updated to include Cyclone III LS information
October 2008 v2.1	<ul style="list-style-type: none"> <li>■ Updated the “Dynamic Phase Shifting” and “Introduction” sections.</li> <li>■ Updated Figure 5-2, Figure 5-8, and Figure 5-24.</li> <li>■ Updated chapter to new template.</li> </ul>	—
May 2008 v2.0	<ul style="list-style-type: none"> <li>■ Updated Figure 5-2 and added (Note 3).</li> <li>■ Updated “clkena Signals” section.</li> <li>■ Updated Figure 5-8 and added (Note 3).</li> <li>■ Updated “PLL Control Signals” section.</li> <li>■ Updated “PLL Cascading” section.</li> <li>■ Updated “Cyclone III PLL Hardware Overview” section.</li> <li>■ Updated Table 5-6, Table 5-3, Table 5-7.</li> <li>■ Updated Figure 5-14.</li> <li>■ Updated “PLL Cascading” section.</li> <li>■ Updated “Clock Multiplication and Division” section.</li> <li>■ Updated Step 6-32 in “PLL Reconfiguration Hardware Implementation” section.</li> <li>■ Updated “Spread-Spectrum Clocking” section.</li> <li>■ Updated Figure 5-29.</li> <li>■ Updated “VCCD and GND” section.</li> <li>■ Added “Power Consumption” section.</li> </ul>	—
September 2007 v1.2	<ul style="list-style-type: none"> <li>■ Updated “Board Layout” section and removed Figure 5-30.</li> </ul>	—

**Table 5-11.** Chapter Revision History (Part 2 of 2)

<b>Date and Document Version</b>	<b>Changes Made</b>	<b>Summary of Changes</b>
July 2007 v1.1	<ul style="list-style-type: none"> <li>■ Updated Table 5-1 and Table 5-4 with EP3C120 information.</li> <li>■ Updated “Clock Control Block” section.</li> <li>■ Updated locked signal information in “PLL Control Signals” section and added Figure 5-16.</li> <li>■ Updated “Manual Override” section, updated “Manual Clock Switchover” section.</li> <li>■ Added new “Programmable Bandwidth” section with Figure 5-21 and Figure 5-22.</li> <li>■ Replaced Figure 5-30 with correct diagram.</li> <li>■ Added chapter TOC and “Referenced Documents” section.</li> </ul>	Updated document with EP3C120 information.
March 2007 v1.0	Initial release.	—



101 Innovation Drive  
San Jose, CA 95134  
[www.altera.com](http://www.altera.com)  
Technical Support  
[www.altera.com/support](http://www.altera.com/support)

Copyright © 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. RSDS and PPDS are registered trademarks of National Semiconductor. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



I.S. EN ISO 9001

This section provides information about Cyclone® III device family I/O features and high-speed differential and external memory interfaces.

This section includes the following chapters:

- [Chapter 6, Cyclone III Device I/O Features](#)
- [Chapter 7, High-Speed Differential Interfaces in Cyclone III Devices](#)
- [Chapter 8, External Memory Interfaces in Cyclone III Devices](#)

### Revision History

Refer to each chapter for its own specific revision history. For information about when each chapter was updated, refer to the Chapter Revision Dates section, which appears in the complete handbook.



## Introduction

Two key board design factors drive the I/O capabilities of Cyclone® III family devices (Cyclone III and Cyclone III LS devices). The first is the diversification of I/O standards in many low-cost applications, while the second is a significant increase in required I/O performance. It is the objective of Altera® to create a device that accommodates the key board design needs easily and flexibly.

The I/O flexibility of Cyclone III family devices is increased from the previous generation low-cost FPGAs by allowing all I/O standards to be selected on all I/O banks. Improvements to on-chip termination (OCT) support and the addition of true differential buffers have eliminated the need for external resistors in many applications, such as display system interfaces. Altera's Quartus® II software completes the solution with powerful pin planning features that allow you to plan and optimize I/O system designs even before the design files are available.

This chapter contains the following sections:

- [“Cyclone III Family Devices I/O Elements” on page 6-1](#)
- [“I/O Element Features” on page 6-2](#)
- [“OCT Support” on page 6-7](#)
- [“I/O Standards” on page 6-11](#)
- [“Termination Scheme for I/O Standards” on page 6-13](#)
- [“I/O Banks” on page 6-16](#)


## Cyclone III Family Devices I/O Elements

Cyclone III family devices I/O elements (IOEs) contain a bidirectional I/O buffer and five registers for registering input, output, output-enable signals, and complete embedded bidirectional single-data rate transfer. I/O pins support various single-ended and differential I/O standards.

The IOE contains one input register, two output registers, and two output-enable (OE) registers. The two output registers and two OE registers are used for DDR applications. You can use input registers for fast setup times and output registers for fast clock-to-output times. Additionally, you can use OE registers for fast clock-to-output enable timing. You can use IOEs for input, output, or bidirectional data paths.

Figure 6-1 shows Cyclone III family devices IOE structure.

**Figure 6-1.** Cyclone III Family Devices IOE in a Bidirectional I/O Configuration



## I/O Element Features

Cyclone III family devices IOE offers a range of programmable features for an I/O pin. These features increase the flexibility of I/O utilization and provide an alternative to reduce the usage of external discrete components to on-chip, such as a pull-up resistor and a diode.

### Programmable Current Strength

The output buffer for each Cyclone III family devices I/O pin has a programmable current strength control for certain I/O standards.

The LVTTTL, LVCMOS, SSTL-2 Class I and II, SSTL-18 Class I and II, HSTL-18 Class I and II, HSTL-15 Class I and II, and HSTL-12 Class I and II I/O standards have several levels of current strength that you can control.

 For more information on programmable current strength, refer to the *Assignment Editor* chapter in volume 2 of the *Quartus II Handbook*.

Table 6–1 shows the possible settings for I/O standards with current strength control. These programmable current strength settings are a valuable tool in helping decrease the effects of simultaneously switching outputs (SSO) in conjunction with reducing system noise. The supported settings ensure that the device driver meets the specifications for IOH and IOL of the corresponding I/O standard.

 When you use programmable current strength, on-chip series termination is not available.

**Table 6–1.** Programmable Current Strength (Note 1)

I/O Standard	I <sub>OH</sub> /I <sub>OL</sub> Current Strength Setting (mA)	
	Top and Bottom I/O Pins	Left and Right I/O Pins
1.2-V LVCMOS	2, 4, 6, 8, 10,12	2, 4, 6, 8,10
1.5-V LVCMOS	2, 4, 6, 8, 10, 12,16	2, 4, 6, 8, 10, 12,16
1.8-V LVTTTL/LVCMOS	2, 4, 6, 8, 10, 12,16	2, 4, 6, 8, 10, 12,16
2.5-V LVTTTL/LVCMOS	4, 8, 12,16	4, 8, 12,16
3.0-V LVCMOS	4, 8, 12,16	4, 8, 12,16
3.0-V LVTTTL	4, 8, 12,16	4, 8, 12,16
3.3-V LVCMOS (2)	2	2
3.3-V LVTTTL (2)	4, 8	4, 8
HSTL-12 Class I	8, 10,12	8, 10
HSTL-12 Class II	14	—
HSTL-15 Class I	8, 10, 12	8, 10, 12
HSTL-15 Class II	16	16
HSTL-18 Class I	8, 10, 12	8, 10, 12
HSTL-18 Class II	16	16
SSTL-18 Class I	8, 10, 12	8, 10, 12
SSTL-18 Class II	12, 16	12, 16
SSTL-2 Class I	8, 12	8, 12
SSTL-2 Class II	16	16
BLVDS	8, 12, 16	8, 12, 16

**Notes to Table 6–1:**

- (1) The default setting in the Quartus II software is 50-Ω OCT without calibration for all non-voltage reference and HSTL/SSTL Class I I/O standards. The default setting is 25-Ω OCT without calibration for HSTL/SSTL Class II I/O standards.
- (2) The default current setting in the Quartus II software is highlighted in bold italic for 3.3-V LVTTTL and 3.3-V LVCMOS I/O standards.

 For information on how to interface Cyclone III family devices with 3.3-, 3.0-, or 2.5-V systems, you can follow the guidelines provided in *AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTTL/LVCMOS I/O Systems*.

## Slew Rate Control

The output buffer for each Cyclone III family devices I/O pin provides optional programmable output slew-rate control. The Quartus II software allows three settings for programmable slew rate control—0, 1, and 2—where 0 is the slow slew rate and 2 is the fast slew rate. The default setting is 2. A faster slew rate provides high-speed transitions for high-performance systems. However, these fast transitions may introduce noise transients in the system. A slower slew rate reduces system noise, but adds a nominal delay to rising and falling edges. Because each I/O pin has an individual slew-rate control, you can specify the slew rate on a pin-by-pin basis. The slew-rate control affects both the rising and falling edges. Slew rate control is available for single-ended I/O standards with current strength of 8 mA or higher.



You cannot use the programmable slew rate feature when using OCT with calibration.



You cannot use the programmable slew rate feature when using the 3.0-V PCI, 3.0-V PCI-X, 3.3-V LVTTTL, and 3.3-V LVCMOS I/O standards. Only fast slew rate (default) setting is available.



For more information, refer to the *Assignment Editor* chapter in volume 2 of the *Quartus II Handbook*.

## Open-Drain Output

Cyclone III family devices provide an optional open-drain (equivalent to an open-collector) output for each I/O pin. This open-drain output enables the device to provide system-level control signals (for example, interrupt and write enable signals) that are asserted by multiple devices in your system.



For more information, refer to the *Assignment Editor* chapter in volume 2 of the *Quartus II Handbook*.

## Bus Hold

Each Cyclone III family devices user I/O pin provides an optional bus-hold feature. The bus-hold circuitry holds the signal on an I/O pin at its last-driven state. Because the bus-hold feature holds the last-driven state of the pin until the next input signal is present, an external pull-up or pull-down resistor is not necessary to hold a signal level when the bus is tri-stated.

The bus-hold circuitry also pulls undriven pins away from the input threshold voltage in which noise can cause unintended high-frequency switching. You can select this feature individually for each I/O pin. The bus-hold output drives no higher than  $V_{CCIO}$  to prevent overdriving signals.



If you enable the bus-hold feature, the device cannot use the programmable pull-up option. Disable the bus-hold feature when the I/O pin is configured for differential signals. Bus-hold circuitry is not available on dedicated clock pins.

Bus-hold circuitry is only active after configuration. When going into user mode, the bus-hold circuit captures the value on the pin present at the end of configuration.

-  For more information, refer to the *Assignment Editor* chapter in volume 2 of the *Quartus II Handbook*.
-  For the specific sustaining current for each  $V_{CCIO}$  voltage level driven through the resistor and for the overdrive current used to identify the next driven input level, refer to the *Cyclone III Device Data Sheet* and *Cyclone III LS Device Data Sheet* chapters in volume 2 of the *Cyclone III Device Handbook*.

## Programmable Pull-Up Resistor

Each Cyclone III family devices I/O pin provides an optional programmable pull-up resistor while in user mode. If you enable this feature for an I/O pin, the pull-up resistor holds the output to the  $V_{CCIO}$  level of the output pin's bank.

-  If you enable the programmable pull-up, the device cannot use the bus-hold feature. Programmable pull-up resistors are not supported on the dedicated configuration, JTAG, and dedicated clock pins.

-  For more information, refer to the *Assignment Editor* chapter in volume 2 of the *Quartus II Handbook*.

## Programmable Delay

Cyclone III family devices IOE includes programmable delays to ensure zero hold times, minimize setup times, increase clock-to-output times, or delay clock input signal.

A path in which a pin directly drives a register may require a programmable delay to ensure zero hold time, whereas a path in which a pin drives a register through combinational logic may not require the delay. Programmable delays minimize setup time. The Quartus II Compiler can program these delays to automatically minimize setup time while providing a zero hold time. Programmable delays can increase the register-to-pin delays for output registers. Each dual-purpose clock input pin provides a programmable delay to the global clock networks.

Table 6-2 shows the programmable delays for Cyclone III family devices.

**Table 6-2.** Cyclone III Family Devices Programmable Delay Chain

Programmable Delays	Quartus II Logic Option
Input pin-to-logic array delay	Input delay from pin to internal cells
Input pin-to-input register delay	Input delay from pin to input register
Output pin delay	Delay from output register to output pin
Dual-purpose clock input pin delay	Input delay from dual-purpose clock pin to fan-out destinations

There are two paths in the IOE for an input to reach the logic array. Each of the two paths can have a different delay. This allows you to adjust delays from the pin to the internal logic element (LE) registers that reside in two different areas of the device. You must set the two combinational input delays with the input delay from pin to internal cells logic option in the Quartus II software for each path. If the pin uses the input register, one of the delays is disregarded and the delay is set with the input delay from pin to input register logic option in the Quartus II software.

The IOE registers in each I/O block share the same source for the preset or clear features. You can program preset or clear for each individual IOE, but you cannot use both features simultaneously. You can also program the registers to power-up high or low after configuration is complete. If programmed to power-up low, an asynchronous clear can control the registers. If programmed to power-up high, an asynchronous preset can control the registers. This feature prevents the inadvertent activation of the active-low input of another device upon power up. If one register in an IOE uses a preset or clear signal, all registers in the IOE must use that same signal if they require preset or clear. Additionally, a synchronous reset signal is available for the IOE registers.

 For more information on how to set the input and output pin delay, refer to the *Area and Timing Optimization* chapter in volume 2 of the *Quartus II Handbook*.

## PCI-Clamp Diode

Cyclone III family devices provide an optional PCI-clamp diode enabled input and output for each I/O pin. Dual-purpose configuration pins support the diode in user mode if the specific pins are not used as configuration pins for the selected configuration scheme. For example, if you are using the active serial (AS) configuration scheme, you cannot use the clamp diode on the ASDO and nCSO pins in user mode. Dedicated configuration pins do not support the on-chip diode.

The PCI-clamp diode is available for the following I/O standards:

- 3.3-V LVTTTL, 3.3-V LVCMOS, 3.0-V LVTTTL, 3.0-V LVCMOS, 2.5-V LVTTTL/LVCMOS, PCI and PCI-X

If the input I/O standard is 3.3-V LVTTTL, 3.3-V LVCMOS, 3.0-V LVTTTL, 3.0-V LVCMOS, 2.5-V LVTTTL/LVCMOS, PCI, or PCI-X, the PCI clamp diode is enabled by default in the Quartus II software.

 For more information, refer to the *Assignment Editor* chapter in volume 2 of the *Quartus II Handbook*.

 For more information on Cyclone III family devices PCI-clamp diode support, refer to *AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTTL/LVCMOS I/O Systems*.

## LVDS Transmitter Programmable Pre-Emphasis

Cyclone III family devices true LVDS transmitter supports programmable pre-emphasis. Programmable pre-emphasis is used to compensate the frequency-dependent attenuation of the transmission line. It increases the amplitude of the high-frequency components of the output signal, which cancels out much of the high-frequency loss of the transmission line.

The Quartus II software allows two settings for programmable pre-emphasis control—0 and 1, in which 0 is pre-emphasis off and 1 is pre-emphasis on. The default setting is 1. The amount of pre-emphasis needed depends on the amplification of the high-frequency components along the transmission line. You must adjust the setting to suit your designs, as pre-emphasis decreases the amplitude of the low-frequency component of the output signal as well.

 For more information on Cyclone III family devices high-speed differential interface support, refer to the *High-Speed Differential Interfaces in Cyclone III Devices* chapter in volume 1 of the *Cyclone III Device Handbook*.

## OCT Support

Cyclone III family devices feature OCT to provide I/O impedance matching and termination capabilities. OCT helps to prevent reflections and maintain signal integrity while minimizing the need for external resistors in high pin-count ball grid array (BGA) packages. Cyclone III family devices provide I/O driver on-chip impedance matching and on-chip series termination for single-ended outputs and bidirectional pins.

 When using on-chip series termination, programmable current strength is not available.

There are two ways to implement OCT in Cyclone III family devices:

- OCT with calibration
- OCT without calibration

Table 6-3 list the I/O standards that support impedance matching and series termination.

**Table 6-3.** Selectable I/O Drivers for On-Chip Series Termination with and Without Calibration Setting (Part 1 of 2)

I/O Standard	On-Chip Series Termination with Calibration Setting, in ohms ( $\Omega$ )		On-Chip Series Termination Without Calibration Setting, in ohms ( $\Omega$ )	
	Row I/O	Column I/O	Row I/O	Column I/O
3.0-V LVTTTL/LVCMOS	50, 25	50, 25	50, 25	50, 25
2.5-V LVTTTL/LVCMOS	50, 25	50, 25	50, 25	50, 25
1.8-V LVTTTL/LVCMOS	50, 25	50, 25	50, 25	50, 25
1.5-V LVCMOS	50, 25	50, 25	50, 25	50, 25
1.2-V LVCMOS	50	50, 25	50	50, 25
SSTL-2 Class I	50	50	50	50
SSTL-2 Class II	25	25	25	25
SSTL-18 Class I	50	50	50	50
SSTL-18 Class II	25	25	25	25
HSTL-18 Class I	50	50	50	50
HSTL-18 Class II	25	25	25	25
HSTL-15 Class I	50	50	50	50


**Table 6-3.** Selectable I/O Drivers for On-Chip Series Termination with and Without Calibration Setting (Part 2 of 2)

I/O Standard	On-Chip Series Termination with Calibration Setting, in ohms ( $\Omega$ )		On-Chip Series Termination Without Calibration Setting, in ohms ( $\Omega$ )	
	Row I/O	Column I/O	Row I/O	Column I/O
HSTL-15 Class II	25	25	25	25
HSTL-12 Class I	50	50	50	50
HSTL-12 Class II	—	25	—	25

## On-Chip Series Termination with Calibration

Cyclone III family devices support on-chip series termination with calibration in all banks. The on-chip series termination calibration circuit compares the total impedance of the I/O buffer to the external 25- $\Omega$   $\pm 1\%$  or 50- $\Omega$   $\pm 1\%$  resistors connected to the RUP and RDN pins, and dynamically adjusts the I/O buffer impedance until they match (as shown in Figure 6-2).


The  $R_S$  shown in Figure 6-2 is the intrinsic impedance of the transistors that make up the I/O buffer.

**Figure 6-2.** Cyclone III Family Devices On-Chip Series Termination with Calibration

OCT with calibration is achieved using the OCT calibration block circuitry. There is one OCT calibration block in banks 2, 4, 5, and 7. Each calibration block supports each side of the I/O banks. Because there are two I/O banks sharing the same calibration block, both banks must have the same  $V_{CCIO}$  if both banks enable OCT calibration. If two related banks have different  $V_{CCIO}$ s, only the bank in which the calibration block resides can enable OCT calibration.

Figure 6-3 shows the top-level view of the OCT calibration blocks placement.

**Figure 6-3.** Cyclone III Family Devices OCT Block Placement




Each calibration block comes with a pair of RUP and RDN pins. When used for calibration, the RUP pin is connected to  $V_{CCIO}$  through an external  $25\text{-}\Omega \pm 1\%$  or  $50\text{-}\Omega \pm 1\%$  resistor for an on-chip series termination value of  $25\ \Omega$  or  $50\ \Omega$ , respectively. The RDN pin is connected to GND through an external  $25\text{-}\Omega \pm 1\%$  or  $50\text{-}\Omega \pm 1\%$  resistor for an on-chip series termination value of  $25\ \Omega$  or  $50\ \Omega$ , respectively. The external resistors are compared with the internal resistance using comparators. The resultant outputs of the comparators are used by the OCT calibration block to dynamically adjust buffer impedance.

During calibration, the resistance of the RUP and RDN pins varies. For an estimate of the maximum possible current through the external calibration resistors, assume a minimum resistance of  $0\ \Omega$  on the RUP and RDN pins during calibration.

Figure 6-4 shows the external calibration resistors setup on the RUP and RDN pins and the associated OCT calibration circuitry.

**Figure 6-4.** Cyclone III Family Devices On-Chip Series Termination with Calibration Setup




RUP and RDN pins go to a tri-state condition when calibration is completed or not running. These two pins are dual-purpose I/Os and function as regular I/Os if you do not use the calibration circuit.

### On-Chip Series Termination Without Calibration

Cyclone III family devices support driver impedance matching to the impedance of the transmission line, which is typically 25 or 50  $\Omega$ . When used with the output drivers, OCT sets the output driver impedance to 25 or 50  $\Omega$ . Cyclone III family devices also support I/O driver series termination ( $R_s = 50 \Omega$ ) for SSTL-2 and SSTL-18.

Figure 6-5 shows the single-ended I/O standards for OCT without calibration. The  $R_S$  shown is the intrinsic transistor impedance.

**Figure 6-5.** Cyclone III Family Devices On-Chip Series Termination Without Calibration



All I/O banks and I/O pins support impedance matching and series termination. Dedicated configuration pins and JTAG pins do not support impedance matching or series termination.

On-chip series termination is supported on any I/O bank.  $V_{CCI0}$  and  $V_{REF}$  must be compatible for all I/O pins to enable on-chip series termination in a given I/O bank. I/O standards that support different  $R_S$  values can reside in the same I/O bank as long as their  $V_{CCI0}$  and  $V_{REF}$  are not conflicting.

Impedance matching is implemented using the capabilities of the output driver and is subject to a certain degree of variation, depending on the process, voltage, and temperature.

 For more information on tolerance specification, refer to the *Cyclone III Device Data Sheet* and *Cyclone III LS Device Data Sheet* chapters in volume 2 of the *Cyclone III Device Handbook*.

## I/O Standards

Cyclone III family devices support multiple single-ended and differential I/O standards. Apart from 3.3-, 3.0-, 2.5-, 1.8-, and 1.5-V support, Cyclone III family devices also support 1.2-V I/O standards.

Table 6-4 summarizes I/O standards supported by Cyclone III family devices and which I/O pins support them.

**Table 6-4.** Cyclone III Family Devices Supported I/O Standards and Constraints (Part 1 of 2)

I/O Standard	Type	Standard Support	V <sub>CCIO</sub> Level (in V)		Top and Bottom I/O Pins			Left and Right I/O Pins	
			Input	Output	CLK, DQS	PLL_OUT	User I/O Pins	CLK, DQS	User I/O Pins
3.3-V LVTTTL, 3.3-V LVCMOS (1)	Single-ended	JESD8-B	3.3/3.0/2.5	3.3	✓	✓	✓	✓	✓
3.0-V LVTTTL, 3.0-V LVCMOS (1)	Single-ended	JESD8-B	3.3/3.0/2.5	3.0	✓	✓	✓	✓	✓
2.5-V LVTTTL / LVCMOS	Single-ended	JESD8-5	3.3/3.0/2.5	2.5	✓	✓	✓	✓	✓
1.8-V LVTTTL / LVCMOS	Single-ended	JESD8-7	1.8/1.5	1.8	✓	✓	✓	✓	✓
1.5-V LVCMOS	Single-ended	JESD8-11	1.8/1.5	1.5	✓	✓	✓	✓	✓
1.2-V LVCMOS	Single-ended	JESD8-12A	1.2	1.2	✓	✓	✓	✓	✓
SSTL-2 Class I, SSTL-2 Class II	Voltage referenced	JESD8-9A	2.5	2.5	✓	✓	✓	✓	✓
SSTL-18 Class I, SSTL-18 Class II	Voltage referenced	JESD815	1.8	1.8	✓	✓	✓	✓	✓
HSTL-18 Class I, HSTL-18 Class II	Voltage referenced	JESD8-6	1.8	1.8	✓	✓	✓	✓	✓
HSTL-15 Class I, HSTL-15 Class II	Voltage referenced	JESD8-6	1.5	1.5	✓	✓	✓	✓	✓
HSTL-12 Class I	Voltage referenced	JESD8-16A	1.2	1.2	✓	✓	✓	✓	✓
HSTL-12 Class II (6)	Voltage referenced	JESD8-16A	1.2	1.2	✓	✓	✓	—	—
PCI and PCI-X	Single-ended	—	3.0	3.0	✓	✓	✓	✓	✓
Differential SSTL-2 Class I or Class II	Differential (2)	JESD8-9A	—	2.5	—	✓	—	—	—
			2.5	—	✓	—	—	✓	—
Differential SSTL-18 Class I or Class II	Differential (2)	JESD815	—	1.8	—	✓	—	—	—
			1.8	—	✓	—	—	✓	—
Differential HSTL-18 Class I or Class II	Differential (2)	JESD8-6	—	1.8	—	✓	—	—	—
			1.8	—	✓	—	—	✓	—
Differential HSTL-15 Class I or Class II	Differential (2)	JESD8-6	—	1.5	—	✓	—	—	—
			1.5	—	✓	—	—	✓	—
Differential HSTL-12 Class I or Class II	Differential (2)	JESD8-16A	—	1.2	—	✓	—	—	—
			1.2	—	✓	—	—	✓	—
PPDS (3)	Differential	—	—	2.5	—	✓	✓	—	✓
LVDS (7)	Differential	—	2.5	2.5	✓	✓	✓	✓	✓

**Table 6-4.** Cyclone III Family Devices Supported I/O Standards and Constraints (Part 2 of 2)

I/O Standard	Type	Standard Support	V <sub>CCIO</sub> Level (in V)		Top and Bottom I/O Pins			Left and Right I/O Pins	
			Input	Output	CLK, DQS	PLL_OUT	User I/O Pins	CLK, DQS	User I/O Pins
RSDS and mini-LVDS (3)	Differential	—	—	2.5	—	✓	✓	—	✓
BLVDS (5)	Differential	—	2.5	2.5	—	—	✓	—	✓
LVPECL (4)	Differential	—	2.5	—	✓	—	—	✓	—

**Notes to Table 6-4:**

- (1) The PCI-clamp diode must be enabled for 3.3-V/3.0-V LVTTTL/LVCMOS.
- (2) Differential HSTL and SSTL outputs use two single-ended outputs with the second output programmed as inverted. Differential HSTL and SSTL inputs treat differential inputs as two single-ended HSTL and SSTL inputs and only decode one of them. Differential HSTL and SSTL are only supported on CLK pins.
- (3) PPDS, mini-LVDS, and RSDS are only supported on output pins.
- (4) LVPECL is only supported on clock inputs.
- (5) Bus LVDS (BLVDS) output uses two single-ended outputs with the second output programmed as inverted. BLVDS input uses LVDS input buffer.
- (6) Class I and Class II refer to output termination and do not apply to input. 1.2-V HSTL input is supported at both column and row I/O regardless of class.
- (7) True differential LVDS, RSDS, and mini-LVDS I/O standards are supported in left and right I/O pins while emulated differential LVDS, RSDS, and mini-LVDS I/O standards are supported in both left and right, and top and bottom I/O pins.

Cyclone III family devices support PCI and PCI-X I/O standards at 3.0-V V<sub>CCIO</sub>. The 3.0-V PCI and PCI-X I/O are fully compatible for direct interfacing with 3.3-V PCI systems without requiring any additional components. The 3.0-V PCI and PCI-X outputs meet the V<sub>IH</sub> and V<sub>IL</sub> requirements of 3.3-V PCI and PCI-X inputs with sufficient noise margin.

## Termination Scheme for I/O Standards

This section describes recommended termination schemes for voltage-referenced and differential I/O standards.

The 3.3-V LVTTTL, 3.0-V LVTTTL and LVCMOS, 2.5-V LVTTTL and LVCMOS, 1.8-V LVTTTL and LVCMOS, 1.5-V LVCMOS, 1.2-V LVCMOS, 3.0-V PCI, and PCI-X I/O standards do not specify a recommended termination scheme per the JEDEC standard

### Voltage-Referenced I/O Standard Termination

Voltage-referenced I/O standards require an input reference voltage (V<sub>REF</sub>) and a termination voltage (V<sub>TT</sub>). The reference voltage of the receiving device tracks the termination voltage of the transmitting device, as shown in Figure 6-6 and Figure 6-7.

Figure 6-6. Cyclone III Family Devices HSTL I/O Standard Termination





Figure 6-7. Cyclone III Family Devices SSTL I/O Standard Termination



## Differential I/O Standard Termination

Differential I/O standards typically require a termination resistor between the two signals at the receiver. The termination resistor must match the differential load impedance of the bus (refer to [Figure 6-8](#) and [Figure 6-9](#)).

Cyclone III family devices support differential SSTL-2 and SSTL-18, differential HSTL-18, HSTL-15, and HSTL-12, PPDS, LVDS, RSDS, mini-LVDS, and differential LVPECL.

Figure 6-8. Cyclone III Family Devices Differential HSTL I/O Standard Termination





Figure 6-9. Cyclone III Family Devices Differential SSTL I/O Standard Termination (Note 1)



Note to Figure 6-9:


(1) Only Differential SSTL-2 I/O standard supports Class II output.

For information on Cyclone III family devices differential PPDS, LVDS, mini LVDS, RSDS I/O, and Bus LVDS (BLVDS) standard termination, refer to the *High-Speed Differential Interfaces in Cyclone III Devices* chapter in volume 1 of the *Cyclone III Device Handbook*.

## I/O Banks

I/O pins on Cyclone III family devices are grouped together into I/O banks, and each bank has a separate power bus. Cyclone III family devices have eight I/O banks, as shown in Figure 6-10. Each device I/O pin is associated with one I/O bank. All single-ended I/O standards are supported in all banks except HSTL-12 Class II, which is only supported in column I/O banks. All differential I/O standards are supported in all banks. The only exception is HSTL-12 Class II, which is only supported in column I/O banks.

**Figure 6-10.** Cyclone III Family Devices I/O Banks (Note 1), (2)



### Notes to Figure 6-10:

- (1) This is a top view of the silicon die. This is only a graphical representation. For exact pin locations, refer to the pin list and the Quartus II software.
- (2) True differential (PPDS, LVDS, mini-LVDS, and RSDS I/O standards) outputs are supported in row I/O banks 1, 2, 5, and 6 only. External resistors are needed for the differential outputs in column I/O banks.
- (3) The LVPECL I/O standard is only supported on clock input pins. This I/O standard is not supported on output pins.
- (4) The HSTL-12 Class II is supported in column I/O banks 3, 4, 7, and 8 only.
- (5) The differential SSTL-18 and SSTL-2, differential HSTL-18, and HSTL-15 I/O standards are supported only on clock input pins and phase-locked loops (PLLs) output clock pins. Differential SSTL-18, differential HSTL-18, and HSTL-15 I/O standards do not support Class II output.
- (6) The differential HSTL-12 I/O standard is only supported on clock input pins and PLL output clock pins. Differential HSTL-12 Class II is supported only in column I/O banks 3, 4, 7, and 8.
- (7) BLVDS output uses two single-ended outputs with the second output programmed as inverted. BLVDS input uses the LVDS input buffer.

Table 6-5 shows I/O standards supported when a pin is used as a regular I/O pin in I/O banks of Cyclone III family devices.

**Table 6-5.** Cyclone III Family Devices I/O Standards Support

I/O Standard	I/O Banks							
	1	2	3	4	5	6	7	8
3.3-V LVTTTL/LVCMOS, 3.0-V LVTTTL/LVCMOS, 2.5-V LVTTTL/LVCMOS, 1.8-V LVTTTL/LVCMOS, 1.5-V LVCMOS, 1.2V LVCMOS, 3.0-V PCI / PCI-X	✓	✓	✓	✓	✓	✓	✓	✓
SSTL-18 Class I/II, SSTL-2 Class I/II, HSTL-18 Class I/II, HSTL-15 Class I/II, HSTL-12 Class I	✓	✓	✓	✓	✓	✓	✓	✓
HSTL-12 Class II	—	—	✓	✓	—	—	✓	✓
Differential SSTL-2, Differential SSTL-18, Differential HSTL-18, Differential HSTL-15, Differential HSTL-12	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)
PPDS (2), (3)	(3)	(3)	(3)	(3)	(3)	(3)	(3)	(3)
LVDS (2)	✓	✓	✓	✓	✓	✓	✓	✓
BLVDS	✓	✓	✓	✓	✓	✓	✓	✓
RSDS and mini-LVDS (2)	(3)	(3)	(3)	(3)	(3)	(3)	(3)	(3)
Differential LVPECL	(4)	(4)	(4)	(4)	(4)	(4)	(4)	(4)

**Notes to Table 6-5:**

- (1) These differential I/O standards are supported only for clock inputs and dedicated PLL\_OUT outputs.
- (2) True differential (PPDS, LVDS, mini-LVDS, and RSDS I/O standards) outputs are supported in row I/O banks only. Differential outputs in column I/O banks require an external resistors network.
- (3) This I/O standard is supported for outputs only.
- (4) This I/O standard is supported for clock inputs only.

Each I/O bank of Cyclone III family devices has a VREF bus to accommodate voltage-referenced I/O standards. Each VREF pin is the reference source for its VREF group. If you use a VREF group for voltage-referenced I/O standards, connect the VREF pin for that group to the appropriate voltage level. If you do not use all the VREF groups in the I/O bank for voltage referenced I/O standards, you can use the VREF pin in the unused voltage referenced groups as regular I/O pins. For example, if you have SSTL-2 Class I input pins in I/O bank 1 and they are all placed in the VREFB1N0 group, VREFB1N0 must be powered with 1.25 V, and the remaining VREFB1N [1 : 3] pins (if available) are used as I/O pins. If multiple VREF groups are used in the same I/O bank, the VREF pins must all be powered by the same voltage level because the VREF pins are shorted together within the same I/O bank.

 When VREF pins are used as regular I/Os, they have higher pin capacitance than regular user I/O pins. This has an impact on the timing if the pins are used as inputs and outputs.

 For more information on VREF pin capacitance, refer to the pin capacitance section in the *Cyclone III Device Data Sheet* and *Cyclone III LS Device Data Sheet* chapters in volume 2 of the *Cyclone III Device Handbook*.

 For information on how to identify V<sub>REF</sub> groups, refer to the **Cyclone III Device Family Pin-Out** files or the **Quartus II Pin Planner** tool.

Table 6-6 summarizes the number of VREF pins in each I/O bank for Cyclone III and Cyclone III LS devices.

**Table 6-6.** Number of VREF Pins Per I/O Banks for Cyclone III and Cyclone III LS Devices (Part 1 of 2)

Family	Device	Package	Pin Count	I/O Banks								
				1	2	3	4	5	6	7	8	
Cyclone III	EP3C5	EQFP	144	1	1	1	1	1	1	1	1	1
		MBGA	164	1	1	1	1	1	1	1	1	1
		FBGA	256	1	1	1	1	1	1	1	1	1
	EP3C10	EQFP	144	1	1	1	1	1	1	1	1	1
		MBGA	164	1	1	1	1	1	1	1	1	1
		FBGA	256	1	1	1	1	1	1	1	1	1
	EP3C16	EQFP	144	2	2	2	2	2	2	2	2	2
		MBGA	164	2	2	2	2	2	2	2	2	2
		PQFP	240	2	2	2	2	2	2	2	2	2
		FBGA	256	2	2	2	2	2	2	2	2	2
		FBGA	484	2	2	2	2	2	2	2	2	2
	EP3C25	EQFP	144	1	1	1	1	1	1	1	1	1
		PQFP	240	1	1	1	1	1	1	1	1	1
		FBGA	256	1	1	1	1	1	1	1	1	1
		FBGA	324	1	1	1	1	1	1	1	1	1
	EP3C40	PQFP	240	4	4	4	4	4	4	4	4	4
		FBGA	324	4	4	4	4	4	4	4	4	4
		FBGA	484	4	4	4	4	4	4	4	4	4
		FBGA	780	4	4	4	4	4	4	4	4	4
	EP3C55	FBGA	484	2	2	2	2	2	2	2	2	2
FBGA		780	2	2	2	2	2	2	2	2	2	
EP3C80	FBGA	484	3	3	3	3	3	3	3	3	3	
	FBGA	780	3	3	3	3	3	3	3	3	3	
EP3C120	FBGA	484	3	3	3	3	3	3	3	3	3	
	FBGA	780	3	3	3	3	3	3	3	3	3	

**Table 6-6.** Number of VREF Pins Per I/O Banks for Cyclone III and Cyclone III LS Devices (Part 2 of 2)

Family	Device	Package	Pin Count	I/O Banks								
				1	2	3	4	5	6	7	8	
Cyclone III LS	EP3CLS70	UBGA	278	3	3	3	3	3	3	3	3	3
		FBGA	278	3	3	3	3	3	3	3	3	3
		FBGA	413	3	3	3	3	3	3	3	3	3
	EP3CLS100	UBGA	278	3	3	3	3	3	3	3	3	3
		FBGA	278	3	3	3	3	3	3	3	3	3
		FBGA	413	3	3	3	3	3	3	3	3	3
	EP3CLS150	FBGA	210	3	3	3	3	3	3	3	3	3
		FBGA	413	3	3	3	3	3	3	3	3	3
	EP3CLS200	FBGA	210	3	3	3	3	3	3	3	3	3
		FBGA	413	3	3	3	3	3	3	3	3	3

Each I/O bank of Cyclone III family devices has its own V<sub>CCIO</sub> pins. Each I/O bank can support only one V<sub>CCIO</sub> setting from among 1.2, 1.5, 1.8, 3.0, or 3.3 V. Any number of supported single-ended or differential standards can be simultaneously supported in a single I/O bank, as long as they use the same V<sub>CCIO</sub> levels for input and output pins.

When designing LVTTTL/LVCMOS inputs with Cyclone III family devices, refer to the following guidelines:

- All pins accept input voltage (V<sub>i</sub>) up to a maximum limit (3.6 V), as stated in the recommended operating conditions are provided in the *Cyclone III Device Data Sheet* and *Cyclone III LS Device Data Sheet* chapter in volume 2 of the *Cyclone III Device Handbook*.
- Whenever the input level is higher than the bank V<sub>CCIO</sub>, expect higher leakage current.
- The LVTTTL/LVCMOS I/O standard input pins can only meet the V<sub>IH</sub> and V<sub>IL</sub> levels according to bank voltage level.

Voltage-referenced standards are supported in an I/O bank using any number of single-ended or differential standards, as long as they use the same V<sub>REF</sub> and V<sub>CCIO</sub> values. For example, if you choose to implement both SSTL-2 and SSTL-18 in your Cyclone III family devices, I/O pins using these standards—because they require different V<sub>REF</sub> values—must be in different banks from each other. However, the same I/O bank can support SSTL-2 and 2.5-V LVCMOS with the V<sub>CCIO</sub> set to 2.5 V and the V<sub>REF</sub> set to 1.25 V.

 When using Cyclone III family devices as a receiver in 3.3-, 3.0-, or 2.5-V LVTTTL/LVCMOS systems, you are responsible for managing overshoot or undershoot to stay in the absolute maximum ratings and the recommended operating conditions, provided in the *Cyclone III Device Data Sheet* and *Cyclone III LS Device Data Sheet* chapters in volume 2 of the *Cyclone III Device Handbook*.

 The PCI clamping diode is enabled by default in the Quartus II software for input signals with bank V<sub>CCIO</sub> at 2.5, 3.0, or 3.3 V.

- For more information on Cyclone III family devices I/O interface with 3.3-, 3.0-, or 2.5-V LVTTTL/LVCMOS systems, refer to *AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTTL/LVCMOS I/O Systems*.

## High-Speed Differential Interfaces

Cyclone III family devices can send and receive data through LVDS signals. For the LVDS transmitter and receiver, the input and output pins of Cyclone III family devices support serialization and deserialization through internal logic.

The BLVDS extends the benefits of LVDS to multipoint applications such as in bidirectional backplanes. The loading effect and the need to terminate the bus at both ends for multipoint applications require BLVDS to drive out a higher current than LVDS to produce a comparable voltage swing. All the I/O banks of Cyclone III family devices support BLVDS for user I/O pins.

The reduced swing differential signaling (RSDS) and mini-LVDS standards are derivatives of the LVDS standard. The RSDS and mini-LVDS I/O standards are similar in electrical characteristics to LVDS, but have a smaller voltage swing and therefore provide increased power benefits and reduced electromagnetic interference (EMI).

The point-to-point differential signaling (PPDS) standard is the next generation of RSDS standard introduced by National Semiconductor Corporation. Cyclone III family devices meet the National Semiconductor Corporation PPDS Interface Specification and support the PPDS standard for outputs only. All the I/O banks of Cyclone III family devices support the PPDS standard for output pins only.

You can use I/O pins and internal logic to implement the LVDS I/O receiver and transmitter in Cyclone III family devices. Cyclone III family devices do not contain dedicated serialization or deserialization circuitry. Therefore, shift registers, internal PLLs, and IOEs are used to perform serial-to-parallel conversions on incoming data and parallel-to-serial conversion on outgoing data.

The LVDS standard does not require an input reference voltage, but it does require a 100- $\Omega$  termination resistor between the two signals at the input buffer. An external resistor network is required on the transmitter side for top and bottom I/O banks.

- For more information on Cyclone III family devices high-speed differential interface support, refer to the *High-Speed Differential Interfaces in Cyclone III Devices* chapter in volume 1 of the *Cyclone III Device Handbook*.

## External Memory Interfacing

Cyclone III family devices support I/O standards required to interface with a broad range of external memory interfaces, such as DDR SDRAM, DDR2 SDRAM, and QDR II SRAM.

- For more information on Cyclone III family devices external memory interface support, refer to the *External Memory Interfaces in Cyclone III Devices* chapter in volume 1 of the *Cyclone III Device Handbook*.

## Pad Placement and DC Guidelines

### Pad Placement

You are advised to create a Quartus II design, enter your device I/O assignments and compile your design to validate your pin placement. The Quartus II software checks your pin connections with respect to the I/O assignment and placement rules to ensure proper device operation. These rules are dependent on device density, package, I/O assignments, voltage assignments and other factors that are not fully described in this document.



For more information on how the Quartus II software checks I/O restrictions, refer to the *I/O Management* chapter in volume 2 of the *Quartus II Handbook*.

### DC Guidelines



For the Quartus II software to automatically check for illegally placed pads according to the DC guidelines, set the DC current sink or source value to **Electromigration Current** assignment on each of the output pins that are connected to the external resistive load.



The programmable current strength setting has an impact on the amount of DC current that an output pin can source or sink. Determine if the current strength setting is sufficient for the external resistive load condition on the output pin.

## Chapter Revision History

Table 6-7 shows the revision history for this chapter.

**Table 6-7.** Chapter Revision History (Part 1 of 3)

Date and Document Version	Changes Made	Summary of Changes
July 2009 v3.1	Made minor correction to the part number.	—
June 2009 v3.0	<ul style="list-style-type: none"> <li>■ Updated chapter part number.</li> <li>■ Updated “Introduction” on page 6-1, “PCI-Clamp Diode” on page 6-6, “On-Chip Series Termination Without Calibration” on page 6-10, “I/O Standards” on page 6-11, “I/O Banks” on page 6-16, “High-Speed Differential Interfaces” on page 6-20, and “External Memory Interfacing” on page 6-20.</li> <li>■ Updated Table 6-6 on page 6-18.</li> </ul>	Updated to include Cyclone III LS information.

**Table 6-7.** Chapter Revision History (Part 2 of 3)

<b>Date and Document Version</b>	<b>Changes Made</b>	<b>Summary of Changes</b>
October 2008 v2.1	<ul style="list-style-type: none"> <li>■ Added <i>(Note 6)</i> to Table 6-5.</li> <li>■ Updated the “I/O Banks” section.</li> <li>■ Updated the “Differential Pad Placement Guidelines” section.</li> <li>■ Updated the “V<sub>REF</sub> Pad Placement Guidelines” section.</li> <li>■ Removed any mention of “RSDS and PPDS are registered trademarks of National Semiconductor” from chapter.</li> <li>■ Updated chapter to new template.</li> </ul>	—
May 2008 v2.0	<ul style="list-style-type: none"> <li>■ Added an introduction to “I/O Element Features” section.</li> <li>■ Updated “Slew Rate Control” section.</li> <li>■ Updated “Programmable Delay” section.</li> <li>■ Updated Table 6-1 with BLVDS information.</li> <li>■ Updated Table 6-2.</li> <li>■ Updated “PCI-Clamp Diode” section.</li> <li>■ Updated “LVDS Transmitter Programmable Pre-Emphasis” section.</li> <li>■ Updated “On-Chip Termination with Calibration” section and added new Figure 6-9.</li> <li>■ Updated Table 6-3 title.</li> <li>■ Updated Table 6-4 unit.</li> <li>■ Updated “I/O Standards” section and Table 6-5 with BLVDS information and added <i>(Note 5)</i>.</li> <li>■ Updated “Differential I/O Standard Termination” section with BLVDS information.</li> <li>■ Updated “I/O Banks” section.</li> <li>■ Updated <i>(Note 2)</i> and added <i>(Note 7)</i> and BLVDS information to Figure 6-15.</li> <li>■ Updated <i>(Note 2)</i> and added BLVDS information to Table 6-6.</li> <li>■ Added MBGA package information to Table 6-7.</li> <li>■ Deleted Table 6-8.</li> <li>■ Updated “High-Speed Differential Interfaces” section with BLVDS information.</li> <li>■ Updated “Differential Pad Placement Guidelines” section and added new Figure 6-16.</li> <li>■ Updated “V<sub>REF</sub> Pad Placement Guidelines” section and added new Figure 6-17.</li> <li>■ Updated Table 6-11.</li> <li>■ Added new “DCLK Pad Placement Guidelines” section.</li> <li>■ Updated “DC Guidelines” section.</li> </ul>	Changes include addition of BLVDS information.

**Table 6-7.** Chapter Revision History (Part 3 of 3)

<b>Date and Document Version</b>	<b>Changes Made</b>	<b>Summary of Changes</b>
July 2007 v1.1	<ul style="list-style-type: none"> <li>■ Updated feetpara note in “Programmable Current Strength” section.</li> <li>■ Updated feetpara note in “Slew Rate Control” section.</li> <li>■ Updated feetpara note in “Open-Drain Output” section.</li> <li>■ Updated feetpara note in “Bus Hold” section.</li> <li>■ Updated feetpara note in “Programmable Pull-Up Resistor” section.</li> <li>■ Updated feetpara note in “PCI-Clamp Diode” section.</li> <li>■ Updated Figure 6-13.</li> <li>■ Updated Figure 6-14 and added Note (1).</li> <li>■ Updated “I/O Banks” section.</li> <li>■ Updated Note (5) to Figure 6-15.</li> <li>■ Updated “DDR/DDR2 and QDRII Pads” section and corrected ‘cms’ to ‘cmd’.</li> <li>■ Updated Note 3 in Table 6-8.</li> <li>■ Added chapter TOC and “Referenced Documents” section.</li> </ul>	—
March 2007 v1.0	Initial release.	—



101 Innovation Drive  
San Jose, CA 95134  
[www.altera.com](http://www.altera.com)  
Technical Support  
[www.altera.com/support](http://www.altera.com/support)

Copyright © 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. RSDS and PPDS are registered trademarks of National Semiconductor. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



I.S. EN ISO 9001

## Introduction

High-speed differential I/O standards have become popular in high-speed interfaces because of their significant advantages over single-ended I/O standards. Altera® Cyclone® III family devices (Cyclone III and Cyclone III LS devices) support LVDS, BLVDS, reduced swing differential signaling (RSDS), mini-LVDS, and point-to-point differential signaling (PPDS).

This chapter describes the high-speed differential I/O features and resources in Cyclone III family devices. This chapter contains the following sections:

- “High-Speed I/O Interface” on page 7-1
- “High-Speed I/O Standards Support” on page 7-7
- “True Output Buffer Feature” on page 7-15
- “High-Speed I/O Timing” on page 7-16
- “Design Guidelines” on page 7-17
- “Software Overview” on page 7-18

## High-Speed I/O Interface


Cyclone III family devices I/Os are separated into eight I/O banks, as shown in [Figure 7-1](#). Each bank has an independent power supply. True output drivers for LVDS, RSDS, mini-LVDS, and PPDS are on the left and right I/O banks. These I/O standards are also supported on the top and bottom I/O banks using external resistors. On the left and right I/O banks, some of the differential pin pairs (p and n pins) of the true output drivers are not located on adjacent pins. In these cases, a power pin is located between the p and n pins. These I/O standards are also supported on all I/O banks using two single-ended output with the second output programmed as inverted, and an external resistor network. True input buffers for these I/O standards are supported on all I/O banks.



For more information on the location of Cyclone III family devices true differential pins, refer to the [Cyclone III Devices Pin-Outs](#) on the Altera website.

Figure 7-1 shows I/O banks of Cyclone III family devices.

**Figure 7-1.** Cyclone III Family Devices I/O Banks



**Notes to Figure 7-1:**

- (1) The PCI-X I/O standard does not meet the IV curve requirement at the linear region.
- (2) The RSDS, mini-LVDS, and PPDS I/O standards are only supported on output pins. These I/O standards are not supported on input pins.
- (3) The LVPECL I/O standard is only supported on dedicated clock input pins. This I/O standard is not supported on output pins.
- (4) The differential SSTL-2, SSTL-18, HSTL-18, HSTL-15, and HSTL-12 I/O standards are only supported on dedicated clock input pins and PLL output clock pins. PLL output clock pins do not support Class II interface type of differential SSTL-18, HSTL-18, HSTL-15, and HSTL-12 I/O standards.
- (5) BLVDS output uses two single-ended outputs with the second output programmed as inverted. BLVDS input uses LVDS input buffer.

Table 7-1 summarizes which I/O bank supports these I/O standards in Cyclone III family devices.

**Table 7-1.** Differential I/O Standards Supported in Cyclone III Family Devices I/O Banks

Differential I/O Standards	I/O Bank Location	External Resistor Network at Transmitter	Transmitter (TX)	Receiver (RX)
LVDS	1,2,5,6	Not Required	Yes	Yes
	All	Three Resistors		
RSDS	1,2,5,6	Not Required	Yes	Not Supported
	3, 4, 7, 8	Three Resistors		
	All	Single Resistor		
mini-LVDS	1,2,5,6	Not Required	Yes	Not Supported
	All	Three Resistors		
PPDS	1,2,5,6	Not Required	Yes	Not Supported
	All	Three Resistors		
BLVDS (1)	All	Single Resistor	Yes	Yes
LVPECL (2)	All	NA	Not Supported	Yes
Differential SSTL-2 (3)	All	NA	Yes	Yes
Differential SSTL-18 (3)	All	NA	Yes	Yes
Differential HSTL-18 (3)	All	NA	Yes	Yes
Differential HSTL-15 (3)	All	NA	Yes	Yes
Differential HSTL-12 (3)	All	NA	Yes	Yes

**Notes to Table 7-1:**

- (1) Transmitter and Receiver  $F_{MAX}$  depend on system topology and performance requirement.
- (2) The LVPECL I/O standard is only supported on dedicated clock input pins.
- (3) The differential SSTL-2, SSTL-18, HSTL-18, HSTL-15, and HSTL-12 I/O standards are only supported on clock input pins and PLL output clock pins. PLL output clock pins do not support Class II interface type of differential SSTL-18, HSTL-18, HSTL-15, and HSTL-12 I/O standards.

You can use I/O pins and internal logic to implement a high-speed differential interface in Cyclone III family devices. Cyclone III family devices do not contain dedicated serialization or deserialization circuitry. Therefore, shift registers, internal phase-locked loops (PLLs), and I/O cells are used to perform serial-to-parallel conversions on incoming data and parallel-to-serial conversion on outgoing data. The differential interface data serializers and deserializers (SERDES) are automatically constructed in the core logic elements (LEs) with the Quartus® II software ALTLVDS megafunction.

Table 7-2 shows the total number of supported row and column differential channels in Cyclone III family devices.

**Table 7-2.** Cyclone III Family Devices Differential Channels (Part 1 of 2)

Cyclone III Device Family	Device	Package	Number of Differential Channels (Note 1), (2)			
			User I/O	Clock Input	Clock Output	Total
Cyclone III Devices	EP3C5	EQFP	16	4	2	22
		FBGA	62	4	2	68
		MBGA	22	4	2	28
		UBGA	62	4	2	68
	EP3C10	EQFP	16	4	2	22
		FBGA	62	4	2	68
		MBGA	22	4	2	28
		UBGA	62	4	2	68
	EP3C16	EQFP	7	8	4	19
		EQFP	35	8	4	47
		FBGA	43	8	4	55
		FBGA	128	8	4	140
		MBGA	11	8	4	23
		UBGA	43	8	4	55
		UBGA	128	8	4	140
	EP3C25	EQFP	6	8	4	18
		EQFP	31	8	4	43
		FBGA	42	8	4	54
		FBGA	71	8	4	83
		UBGA	42	8	4	54
	EP3C40	EQFP	14	8	4	26
		FBGA	49	8	4	61
		FBGA	115	8	4	127
		FBGA	215	8	4	227
		UBGA	115	8	4	127
	EP3C55	FBGA	123	8	4	135
		FBGA	151	8	4	163
		UBGA	123	8	4	135
	EP3C80	FBGA	101	8	4	113
		FBGA	169	8	4	181
		UBGA	101	8	4	113
	EP3C120	FBGA	94	8	4	106
FBGA		221	8	4	233	

**Table 7-2.** Cyclone III Family Devices Differential Channels (Part 2 of 2)

Cyclone III Device Family	Device	Package	Number of Differential Channels (Note 1), (2)			
			User I/O	Clock Input	Clock Output	Total
Cyclone III LS Devices	EP3CLS70	U484	101	8	4	113
		F484	101	8	4	113
		F780	169	8	4	181
	EP3CLS100	U484	101	8	4	113
		F484	101	8	4	113
		F780	169	8	4	181
	EP3CLS150	F484	75	8	4	87
		F780	169	8	4	181
	EP3CLS200	F484	75	8	4	87
F780		169	8	4	181	

**Notes to Table 7-2:**

- (1) User I/O pins are used as inputs or outputs; clock input pins are used as inputs only; clock output pins are used as output only.
- (2) For differential pad placement guidelines, refer to the *Cyclone III Device I/O Features* chapter in volume 1 of the *Cyclone III Device Handbook*.

Table 7-3 shows the numbers of differential channels that are migratable in Cyclone III devices.

**Table 7-3.** Cyclone III Devices Migratable Differential Channels (Note 1) (Part 1 of 2)

Package Type	Migration Between Devices	Migratable Channels		
		User I/O	CLK	Total
E144	EP3C5 and EP3C10	16	4	20
	EP3C5 and EP3C16	5	4	9
	EP3C5 and EP3C25	6	4	10
	EP3C10 and EP3C16	5	4	9
	EP3C10 and EP3C25	6	4	10
	EP3C16 and EP3C25	5	8	13
M164	EP3C5 and EP3C10	22	4	26
	EP3C5 and EP3C16	11	4	15
	EP3C10 and EP3C16	19	4	14
Q240	EP3C16 and EP3C25	23	8	31
	EP3C16 and EP3C40	11	8	19
	EP3C25 and EP3C40	12	8	20
F256	EP3C5 and EP3C10	62	4	66
	EP3C5 and EP3C16	39	4	43
	EP3C5 and EP3C25	40	4	44
	EP3C10 and EP3C16	39	4	43
	EP3C10 and EP3C25	40	4	44
	EP3C16 and EP3C25	33	8	41

**Table 7-3.** Cyclone III Devices Migratable Differential Channels (Note 1) (Part 2 of 2)

Package Type	Migration Between Devices	Migratable Channels		
		User I/O	CLK	Total
U256	EP3C5 and EP3C10	62	4	66
	EP3C5 and EP3C16	39	4	43
	EP3C5 and EP3C25	40	4	44
	EP3C10 and EP3C16	39	4	43
	EP3C10 and EP3C25	40	4	44
	EP3C16 and EP3C25	33	8	41
F324	EP3C25 and EP3C40	47	8	55
F484	EP3C16 and EP3C40	102	8	110
	EP3C16 and EP3C55	98	8	106
	EP3C16 and EP3C80	79	8	87
	EP3C16 and EP3C120	72	8	80
	EP3C40 and EP3C55	102	8	110
	EP3C40 and EP3C80	84	8	92
	EP3C40 and EP3C120	74	8	82
	EP3C55 and EP3C80	98	8	106
	EP3C55 and EP3C120	85	8	93
	EP3C80 and EP3C120	88	8	96
U484	EP3C16 and EP3C40	102	8	110
	EP3C16 and EP3C55	98	8	106
	EP3C16 and EP3C80	79	8	87
	EP3C40 and EP3C55	102	8	110
	EP3C40 and EP3C80	84	8	92
	EP3C55 and EP3C80	98	8	106
F780	EP3C40 and EP3C55	46	8	54
	EP3C40 and EP3C80	51	8	59
	EP3C40 and EP3C120	54	8	62
	EP3C55 and EP3C80	144	8	152
	EP3C55 and EP3C120	142	8	150
	EP3C80 and EP3C120	160	8	168

**Note to Table 7-3:**

- (1) The migratable differential channels for Cyclone III devices are not directly migratable to Cyclone III LS devices and vice versa.

Table 7-4 shows the numbers of differential channels that are migratable in Cyclone III LS devices.

**Table 7-4.** Cyclone III LS Devices Migratable Differential Channels (Note 1)

Package Type	Migration between Devices	Migratable Channels			
		User I/O	Clock Input	Clock Output	Total
U484	EP3CLS70 and EP3CLS100	101	8	4	113
F484	EP3CLS70 and EP3CLS100	101	8	4	113
	EP3CLS70 and EP3CLS150	71	8	4	83
	EP3CLS70 and EP3CLS200	71	8	4	83
	EP3CLS100 and EP3CLS150	71	8	4	83
	EP3CLS100 and EP3CLS200	71	8	4	83
	EP3CLS150 and EP3CLS200	75	8	4	87
F780	EP3CLS70 and EP3CLS100	169	8	4	181
	EP3CLS70 and EP3CLS150	169	8	4	181
	EP3CLS70 and EP3CLS200	169	8	4	181
	EP3CLS100 and EP3CLS150	169	8	4	181
	EP3CLS100 and EP3CLS200	169	8	4	181
	EP3CLS150 and EP3CLS200	169	8	4	181

**Note to Table 7-4:**

- (1) The migratable differential channels for Cyclone III devices are not directly migratable to Cyclone III LS devices and vice versa.

## High-Speed I/O Standards Support

This section provides information about the high-speed I/O standards supported in Cyclone III family devices.

### LVDS I/O Standard Support in Cyclone III Family Devices

The LVDS I/O standard is a high-speed, low-voltage swing, low power, and general purpose I/O interface standard. Cyclone III family devices meet the ANSI/TIA/EIA-644 standard with the following exceptions:

- The maximum differential output voltage ( $V_{OD}$ ) is increased to 600 mV. The maximum  $V_{OD}$  for ANSI specification is 450 mV
- The input voltage range is reduced to the range of 1.0 V to 1.6 V, 0.5 V to 1.85 V, or 0 V to 1.8 V based on different frequency ranges. The ANSI/TIA/EIA-644 specification supports an input voltage range of 0 V to 2.4 V

 For LVDS I/O standard electrical specifications in Cyclone III family devices, refer to the *Cyclone III Device Data Sheet* and *Cyclone III LS Device Data Sheet* chapters in volume 2 of the *Cyclone III Device Handbook*.

## Designing with LVDS

Cyclone III family devices I/O banks support LVDS I/O standard. The left and right I/O banks support true LVDS transmitters. On the top and bottom I/O banks, the emulated LVDS transmitters are supported using two single-ended output buffers with external resistors. One of the single-ended output buffers is programmed to have opposite polarity. The LVDS receiver requires an external 100- $\Omega$  termination resistor between the two signals at the input buffer.

Figure 7-2 shows a point-to-point LVDS interface using Cyclone III family devices true LVDS output and input buffers.

**Figure 7-2.** Cyclone III Family Devices LVDS Interface with True Output Buffer on the Left and Right I/O Banks





Figure 7-3 shows a point-to-point LVDS interface with Cyclone III family devices LVDS using two single-ended output buffers and external resistors.

**Figure 7-3.** LVDS Interface with External Resistor Network on the Top and Bottom I/O Banks (Note 1)



### Note to Figure 7-3:


(1)  $R_S = 120 \Omega$ ;  $R_P = 170 \Omega$

## BLVDS I/O Standard Support in Cyclone III Family Devices

The BLVDS I/O standard is a high-speed differential data transmission technology that extends the benefits of standard point-to-point LVDS to multipoint configuration that supports bidirectional half-duplex communication. BLVDS differs from standard LVDS by providing a higher drive to achieve similar signal swings at the receiver while loaded with two terminations at both ends of the bus.

Figure 7-4 shows a typical BLVDS topology with multiple transmitter and receiver pairs.

**Figure 7-4.** BLVDS Topology with Cyclone III Family Devices Transmitters and Receivers



The BLVDS I/O standard is supported on all I/O banks of Cyclone III family devices. The BLVDS transmitter uses two single-ended output buffers with the second output buffer programmed as inverted, while the BLVDS receiver uses a true LVDS input buffer. The transmitter and receiver share the same pins. An output-enabled (OE) signal is required to tristate the output buffers when the LVDS input buffer receives a signal.

For more information on BLVDS I/O features and electrical specifications, refer to the *Cyclone III Device I/O Features* chapter in volume 1 of the *Cyclone III Device Handbook* and the *Cyclone III Device Data Sheet* and *Cyclone III LS Device Data Sheet* chapters in volume 2 of the *Cyclone III Device Handbook*.

For more information and design examples on implementing the BLVDS interfaces in Cyclone III family devices, refer to *AN 522: Implementing Bus LVDS Interface in Cyclone III, Stratix III and Stratix IV Devices*.

### Designing with BLVDS

The BLVDS bidirectional communication requires termination at both ends of the bus in BLVDS. The termination resistor ( $R_T$ ) must match the bus differential impedance, which in turn depends on the loading on the bus. Increasing the load decreases the bus differential impedance. With termination at both ends of the bus, termination is not required between the two signals at the input buffer. A single series resistor ( $R_S$ ) is required at the output buffer to match the output buffer impedance to the transmission line impedance. However, this series resistor affects the voltage swing at the input buffer. The maximum data rate achievable depends on many factors.

Altera recommends that you perform simulation using the IBIS model while considering factors such as bus loading, termination values, and output and input buffer location on the bus to ensure that the required performance is achieved.

## RSDS, Mini-LVDS, and PPDS I/O Standard Support in Cyclone III Family Devices

The RSDS, mini-LVDS, and PPDS I/O standards are used in chip-to-chip applications between the timing controller and the column drivers on the display panels such as LCD monitor panels and LCD televisions. Cyclone III family devices meet the National Semiconductor Corporation RSDS Interface Specification, Texas Instruments mini-LVDS Interface Specification, and National Semiconductor Corporation PPDS Interface Specification to support RSDS, mini-LVDS and PPDS output standards, respectively.

- For Cyclone III family devices RSDS, mini-LVDS, and PPDS output electrical specifications, refer to the *Cyclone III Device Data Sheet* and *Cyclone III LS Device Data Sheet* chapters in volume 2 of the *Cyclone III Device Handbook*.
- For more information on the RSDS I/O standard, refer to the RSDS specification from the National Semiconductor website ([www.national.com](http://www.national.com)).

### Designing with RSDS, Mini-LVDS, and PPDS

Cyclone III family devices I/O banks support RSDS, mini-LVDS, and PPDS output standards. The left and right I/O banks support true RSDS, mini-LVDS, and PPDS transmitters. On the top and bottom I/O banks, RSDS, mini-LVDS, and PPDS transmitters are supported using two single-ended output buffers with external resistors. The two-single ended output buffers are programmed to have opposite polarity.

Figure 7-5 shows a RSDS, mini-LVDS, or PPDS interface with a true output buffer.

**Figure 7-5.** Cyclone III Family Devices RSDS, Mini-LVDS, or PPDS Interface with True Output Buffer on the Left and Right I/O Banks





Figure 7-6 shows a RSDS, mini-LVDS, or PPDS interface with two singled-ended output buffers and external resistors.

**Figure 7-6.** RSDS, Mini-LVDS, or PPDS Interface with External Resistor Network on the Top and Bottom I/O Banks (Note 1)



**Note to Figure 7-6:**

(1)  $R_S = 120 \Omega$ ;  $R_P = 170 \Omega$

A resistor network is required to attenuate the output voltage swing to meet RSDS, mini-LVDS, and PPDS specifications when using emulated transmitters. You can modify the resistor network values to reduce power or improve the noise margin.

The resistor values chosen must satisfy Equation 7-1.

**Equation 7-1.**


$$\frac{R_S \times \frac{R_P}{2}}{R_S + \frac{R_P}{2}} = 50 \Omega$$

 Altera recommends that you perform simulations using Cyclone III family devices IBIS models to validate that custom resistor values meet the RSDS, mini-LVDS, or PPDS requirements.

It is possible to use a single external resistor instead of using three resistors in the resistor network for an RSDS interface, as shown in Figure 7-7. The external single-resistor solution reduces the external resistor count while still achieving the required signaling level for RSDS. However, the performance of the single-resistor solution is lower than the performance with the three-resistor network.

Figure 7-7 shows the RSDS interface with a single resistor network on the top and bottom I/O banks.

**Figure 7-7.** RSDS Interface with Single Resistor Network on the Top and Bottom I/O Banks



**Note to Figure 7-7:**

(1)  $R_P = 100 \Omega$

## LVPECL I/O Support in Cyclone III Family Devices

The LVPECL I/O standard is a differential interface standard that requires a 2.5-V  $V_{CCIO}$ . This standard is used in applications involving video graphics, telecommunications, data communications, and clock distribution. Cyclone III family devices support the LVPECL input standard at the dedicated clock input pins only. The LVPECL receiver requires an external 100- $\Omega$  termination resistor between the two signals at the input buffer.

For the LVPECL I/O standard electrical specification, refer to the *Cyclone III Device Data Sheet* and *Cyclone III LS Device Data Sheet* chapters in volume 2 of the *Cyclone III Device Handbook*.

AC coupling is required when the LVPECL common mode voltage of the output buffer is higher than the Cyclone III family devices LVPECL input common mode voltage.

Figure 7-8 shows the AC-coupled termination scheme. The 50- $\Omega$  resistors used at the receiver are external to the device. DC-coupled LVPECL is supported if the LVPECL output common mode voltage is in Cyclone III family devices LVPECL input buffer specification (refer to Figure 7-9).

**Figure 7-8.** LVPECL AC-Coupled Termination





Figure 7-9 shows the LVPECL DC-coupled termination.

Figure 7-9. LVPECL DC-Coupled Termination



## Differential SSTL I/O Standard Support in Cyclone III Family Devices

The differential SSTL I/O standard is a memory-bus standard used for applications such as high-speed DDR SDRAM interfaces. Cyclone III family devices support differential SSTL-2 and SSTL-18 I/O standards. The differential SSTL I/O standard requires two differential inputs with an external reference voltage ( $V_{REF}$ ) as well as an external termination voltage ( $V_{TT}$ ) of  $0.5 \times V_{CCIO}$  to which termination resistors are connected. The differential SSTL output standard is only supported at PLL#\_CLKOUT pins using two single-ended SSTL output buffers (PLL#\_CLKOUTp and PLL#\_CLKOUTn), with the second output programmed to have opposite polarity. The differential SSTL input standard is supported on the GCLK pins only, treating differential inputs as two single-ended SSTL and only decoding one of them.

For differential SSTL electrical specifications, refer to the *Cyclone III Device I/O Features* chapter and the *Cyclone III Device Data Sheet* and *Cyclone III LS Device Data Sheet* chapters in volumes 1 and 2, respectively, of the *Cyclone III Device Handbook*.

Figure 7-10 shows the differential SSTL Class I interface.

Figure 7-10. Differential SSTL Class I Interface





Figure 7-11 shows the differential SSTL Class II interface.

**Figure 7-11.** Differential SSTL Class II Interface



**Note to Figure 7-11:**

(1) PLL output clock pins do not support differential SSTL-18 Class II I/O standard.

## Differential HSTL I/O Standard Support in Cyclone III Family Devices

The differential HSTL I/O standard is used for the applications designed to operate in 0 V to 1.2 V, 0 V to 1.5 V, or 0 V to 1.8 V HSTL logic switching range. Cyclone III family devices support differential HSTL-18, HSTL-15, and HSTL-12 I/O standards. The differential HSTL input standard is available on GCLK pins only, treating the differential inputs as two single-ended HSTL and only decoding one of them. The differential HSTL output standard is only supported at the PLL#\_CLKOUT pins using two single-ended HSTL output buffers (PLL#\_CLKOUT $p$  and PLL#\_CLKOUT $n$ ), with the second output programmed to have opposite polarity. The standard requires two differential inputs with an external reference voltage ( $V_{REF}$ ), as well as an external termination voltage ( $V_{TT}$ ) of  $0.5 \times V_{CCIO}$  to which termination resistors are connected.

For differential HSTL signaling characteristics, refer to the *Cyclone III Device I/O Features* and the *Cyclone III Device Data Sheet* and *Cyclone III LS Device Data Sheet* chapters in volumes 1 and 2, respectively, of the *Cyclone III Device Handbook*.

Figure 7-12 shows the differential HSTL Class I interface.

**Figure 7-12.** Differential HSTL Class I Interface





Figure 7-13 shows the differential HSTL Class II interface.

Figure 7-13. Differential HSTL Class II Interface



Note to Figure 7-13:

(1) PLL output clock pins do not support differential HSTL Class II I/O standard.

## True Output Buffer Feature


Cyclone III family devices true differential transmitters offer programmable pre-emphasis—you can choose to turn it on or off. The default setting is on.

### Programmable Pre-Emphasis

The programmable pre-emphasis boosts the high frequencies of the output signal to compensate the frequency-dependant attenuation of the transmission line to maximize the data eye opening at the far-end receiver. Without pre-emphasis, the output current is limited by the  $V_{OD}$  specification and the output impedance of the transmitter. At high frequency, the slew rate may not be fast enough to reach full  $V_{OD}$  before the next edge; this may lead to pattern dependent jitter. With pre-emphasis, the output current is momentarily boosted during switching to increase the output slew rate. The overshoot produced by this extra switching current is different from the overshoot caused by signal reflection. This overshoot happens only during switching, and does not produce ringing.

Figure 7-14 shows the differential output signal with pre-emphasis.

Figure 7-14. The Output Signal with Pre-Emphasis



## High-Speed I/O Timing

This section discusses the timing budget, waveforms, and specifications for source-synchronous signaling in Cyclone III family devices. Timing for source-synchronous signaling is based on skew between the data and clock signals.

High-speed differential data transmission requires timing parameters provided by IC vendors and requires you to consider the board skew, cable skew, and clock jitter. This section provides information on high-speed I/O standards timing parameters in Cyclone III family devices.

Table 7-5 defines the parameters of the timing diagram shown in Figure 7-15.

**Table 7-5.** High-Speed I/O Timing Definitions

Parameter	Symbol	Description
Transmitter channel-to-channel skew (1)	TCCS	The timing difference between the fastest and slowest output edges, including $t_{CO}$ variation and clock skew. The clock is included in the TCCS measurement.
Sampling window	SW	The period of time during which the data must be valid in order for you to capture it correctly. The setup and hold times determine the ideal strobe position in the sampling window. $T_{SW} = T_{SU} + T_{HD} + \text{PLL jitter}$ .
Receiver input skew margin	RSKM	RSKM is defined by the total margin left after accounting for the sampling window and TCCS. The RSKM equation is: $\text{RSKM} = \frac{\text{TUI} - \text{SW} - \text{TCCS}}{2}$
Input jitter tolerance (peak-to-peak)	—	Allowed input jitter on the input clock to the PLL that is tolerable while maintaining PLL lock.
Output jitter (peak-to-peak)	—	Peak-to-peak output jitter from the PLL.

**Note to Table 7-5:**

- (1) The TCCS specification applies to the entire bank of differential I/O as long as the SERDES logic is placed in the logic array block (LAB) adjacent to the output pins.

**Figure 7-15.** High-Speed I/O Timing Diagram





Figure 7-16 shows Cyclone III family devices high-speed I/O timing budget.

**Figure 7-16.** Cyclone III Family Devices High-Speed I/O Timing Budget (Note 1)



**Note to Figure 7-16:**

- (1) The equation for the high-speed I/O timing budget is:  

$$\text{Period} = 0.5 \times TCCS + RSKM + SW + RSKM + 0.5 \times TCCS.$$

For more information, refer to the *Cyclone III Device Data Sheet* and *Cyclone III LS Device Data Sheet* chapters in volume 2 of the *Cyclone III Device Handbook*.

## Design Guidelines

This section provides guidelines for designing with Cyclone III family devices.

### Differential Pad Placement Guidelines

To maintain an acceptable noise level on the  $V_{CCIO}$  supply, you must observe some restrictions on the placement of single-ended I/O pins in relation to differential pads.

For guidelines on placing single-ended pads with respect to differential pads in Cyclone III family devices, refer to the *Cyclone III Device I/O Features* chapter in volume 1 of the *Cyclone III Device Handbook*.

### Board Design Considerations

This section explains how to achieve the optimal performance from Cyclone III family devices I/O interface and ensure first-time success in implementing a functional design with optimal signal quality. You must consider the critical issues of controlled impedance of traces and connectors, differential routing, and termination techniques to get the best performance from Cyclone III family devices.

Use the following general guidelines for improved signal quality:

- Base board designs on controlled differential impedance. Calculate and compare all parameters, such as trace width, trace thickness, and the distance between two differential traces.
- Maintain equal distance between traces in differential I/O standard pairs as much as possible. Routing the pair of traces close to each other maximizes the common-mode rejection ratio (CMRR).
- Longer traces have more inductance and capacitance. These traces must be as short as possible to limit signal integrity issues.
- Place termination resistors as close to receiver input pins as possible.

- Use surface mount components.
- Avoid 90° corners on board traces.
- Use high-performance connectors.
- Design backplane and card traces so that trace impedance matches the impedance of the connector and termination.
- Keep an equal number of vias for both signal traces.
- Create equal trace lengths to avoid skew between signals. Unequal trace lengths result in misplaced crossing points and decrease system margins as the transmitter-channel-to-channel skew (TCCS) value increases.
- Limit vias because they cause discontinuities.
- Keep switching transistor-to-transistor logic (TTL) signals away from differential signals to avoid possible noise coupling.
- Do not route TTL clock signals to areas under or above the differential signals.
- Analyze system-level signals.

 For PCB layout guidelines, refer to *AN 224: High-Speed Board Layout Guidelines* and *AN 315: Guidelines for Designing High-Speed FPGA PCBs*.

## Software Overview

Cyclone III family devices high-speed I/O system interfaces are created in core logic by a Quartus II software megafunction because they do not have a dedicated circuit for the SERDES. Cyclone III family devices use the I/O registers and LE registers to improve the timing performance and support the SERDES. Altera Quartus II software allows you to design your high-speed interfaces using ALTLVDS megafunction. This megafunction implements either a high-speed deserializer receiver or a high-speed serializer transmitter. There is a list of parameters in the ALTLVDS megafunction that you can set to customize your SERDES based on your design requirements. The megafunction is optimized to use Cyclone III family devices resources to create high-speed I/O interfaces in the most effective manner.

 When you are using Cyclone III family devices with the ALTLVDS megafunction, the interface always sends the MSB of your parallel data first.

 For more details on designing your high-speed I/O systems interfaces using the ALTLVDS megafunction, refer to the *ALTLVDS Megafunction User Guide* and the *Quartus II Handbook*.

## Chapter Revision History

Table 7-6 shows the revision history for this chapter.

**Table 7-6.** Chapter Revision History

Date and Document Version	Changes Made	Summary of Changes
July 2009 v3.1	Made minor correction to the part number.	—
June 2009 v3.0	<ul style="list-style-type: none"> <li>■ Updated chapter part number.</li> <li>■ Updated “Introduction” on page 7-1, “High-Speed I/O Interface” on page 7-1, “High-Speed I/O Standards Support” on page 7-7, “LVDS I/O Standard Support in Cyclone III Family Devices” on page 7-7, “Designing with LVDS” on page 7-8, “BLVDS I/O Standard Support in Cyclone III Family Devices” on page 7-8, “RSDS, Mini-LVDS, and PPDS I/O Standard Support in Cyclone III Family Devices” on page 7-10, “LVPECL I/O Support in Cyclone III Family Devices” on page 7-12, “Differential SSTL I/O Standard Support in Cyclone III Family Devices” on page 7-13, and “Differential HSTL I/O Standard Support in Cyclone III Family Devices” on page 7-14.</li> <li>■ Updated Figure 7-1 on page 7-2, Figure 7-4 on page 7-9, and Figure 7-5 on page 7-10.</li> <li>■ Updated Table 7-1 on page 7-3, Table 7-2 on page 7-4, Table 7-3 on page 7-5, and Table 7-4 on page 7-7.</li> </ul>	Updated to include Cyclone III LS information.
October 2008 v1.3	<ul style="list-style-type: none"> <li>■ Updated Table 7-2.</li> <li>■ Updated Table 7-1.</li> <li>■ Updated “BLVDS I/O Standard Support in Cyclone III Devices”.</li> <li>■ Updated “Software Overview”.</li> <li>■ Removed registered trademark symbols for RSDS and PPDS.</li> <li>■ Removed any mention of “RSDS and PPDS are registered trademarks of National Semiconductor” in this chapter.</li> <li>■ Updated chapter to new template.</li> </ul>	—

Table 7-6. Chapter Revision History

Date and Document Version	Changes Made	Summary of Changes
May 2008 v1.2	<ul style="list-style-type: none"> <li>■ Updated “Introduction” section with BLVDS information.</li> <li>■ Updated Figure 7-1 with BLVDS information and added Note 5.</li> <li>■ Updated Table 7-1 and added BLVDS information.</li> <li>■ Updated “Cyclone III High-Speed I/O Banks” section with BLVDS information.</li> <li>■ Updated Table 7-2 and 7-6.</li> <li>■ Added new section “BLVDS I/O Standard Support in Cyclone III Devices”.</li> <li>■ Updated Note 4 to Figure 7-4.</li> <li>■ Updated Note 1 to Figure 7-10.</li> <li>■ Updated Note 1 to Figure 7-11.</li> <li>■ Updated Note 1 to Figure 7-14.</li> <li>■ Updated “Mini-LVDS I/O Standard Support in Cyclone III Devices” section.</li> <li>■ Updated Note 1 to Figure 7-17.</li> <li>■ Updated “LVPECL I/O Support in Cyclone III Devices” section.</li> <li>■ Added new Figure 7-18.</li> </ul>	Changes include addition of BLVD information
July 2007 v1.1	<ul style="list-style-type: none"> <li>■ Updated (<i>Note 4</i>) to Figure 7-1.</li> <li>■ Updated (<i>Note 3</i>) to Table 7-1.</li> <li>■ Added new Table 7-3.</li> <li>■ Added (<i>Note 1</i>) to Figure 7-21.</li> <li>■ Added (<i>Note 1</i>) to Figure 7-23.</li> <li>■ Added chapter TOC and “Referenced Documents” section.</li> </ul>	<ul style="list-style-type: none"> <li>■ Added note that PLL output clock pins do not support Class II type of selected differential I/O standards.</li> <li>■ Added Table 8-3 that lists the number of differential channels which are migratable across densities and packages.</li> </ul>
March 2007 v1.0	Initial release.	—



101 Innovation Drive  
San Jose, CA 95134  
[www.altera.com](http://www.altera.com)  
Technical Support  
[www.altera.com/support](http://www.altera.com/support)

Copyright © 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. RSDS and PPDS are registered trademarks of National Semiconductor. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



I.S. EN ISO 9001

## Introduction

In addition to an abundant supply of on-chip memory, Cyclone® III family devices (Cyclone III and Cyclone III LS devices) can easily interface to a broad range of external memory, including DDR2 SDRAM, DDR SDRAM, and QDR II SRAM. External memory devices are an important system component of a wide range of image processing, storage, communications, and general embedded applications.



Altera® recommends that you construct all DDR2 or DDR SDRAM external memory interfaces using the Altera ALTMEMPHY megafunction. You can implement the controller function using the Altera DDR2 or DDR SDRAM memory controllers, third-party controllers, or a custom controller for unique application needs. Cyclone III family devices support QDR II interfaces electrically, but Altera does not supply controller or physical layer (PHY) megafunctions for QDR II interfaces.

This chapter includes a description of the hardware interfaces for external memory interfaces available in Cyclone III family devices.

This chapter contains the following sections:

- “Cyclone III Family Devices Memory Interfaces Pin Support” on page 8–5
- “Cyclone III Family Devices Memory Interfaces Features” on page 8–14

Table 8–1 summarizes the maximum clock rate that Cyclone III devices can support for external memory interfaces with a half-rate PHY megafunction.

**Table 8–1.** Cyclone III Devices Maximum Clock Rate Support for External Memory Interfaces with Half-Rate Controller *(Note 1), (2)* (Part 1 of 2)

Memory Standard	Commercial									Industrial			Automotive		
	–6 Speed Grade (MHz)			–7 Speed Grade (MHz)			–8 Speed Grade (MHz)			–7 Speed Grade (MHz)			–7 Speed Grade (MHz)		
	Column I/O Banks	Row I/O Banks	Wraparound Mode	Column I/O Banks	Row I/O Banks	Wraparound Mode	Column I/O Banks	Row I/O Banks	Wraparound Mode	Column I/O Banks	Row I/O Banks	Wraparound Mode	Column I/O Banks	Row I/O Banks	Wraparound Mode
DDR2 SDRAM <i>(3), (6)</i>	200	167	167	167	150	133	167	133	125	167	150	133	167	133	125
DDR SDRAM <i>(3)</i>	167	150	133	150	133	125	133	125	100	150	133	125	133	125	100

**Table 8-1.** Cyclone III Devices Maximum Clock Rate Support for External Memory Interfaces with Half-Rate Controller (Note 1), (2) (Part 2 of 2)

Memory Standard	Commercial									Industrial			Automotive		
	-6 Speed Grade (MHz)			-7 Speed Grade (MHz)			-8 Speed Grade (MHz)			-7 Speed Grade (MHz)			-7 Speed Grade (MHz)		
	Column I/O Banks	Row I/O Banks	Wraparound Mode	Column I/O Banks	Row I/O Banks	Wraparound Mode	Column I/O Banks	Row I/O Banks	Wraparound Mode	Column I/O Banks	Row I/O Banks	Wraparound Mode	Column I/O Banks	Row I/O Banks	Wraparound Mode
QDR II SRAM (4), (5)	167	167	150	150	150	133	133	133	125	150	150	133	133	133	125

**Notes to Table 8-1:**

- (1) Column I/Os refer to top and bottom I/Os. Row I/Os refer to right and left I/Os. Wraparound mode refers to combination of column and row I/Os.
- (2) The supported operating frequencies listed here are memory interface maximums for Cyclone III devices. The actual achievable performance of your design is based on design and system specific factors, as well as static timing analysis of the completed design.
- (3) The values apply for interfaces with both modules and components.
- (4) QDR II SRAM also supports the 1.5-V HSTL I/O standard. However, Altera recommends using the 1.8-V HSTL I/O standard for maximum performance because of the higher I/O drive strength.
- (5) Cyclone III devices feature I/Os capable of electrical support for QDR II, but Altera does not supply a controller or a PHY megafunction for the QDR II interface.
- (6) For the required DDR2 memory device speed grade for external memory interfaces to achieve the performance stated in this table, refer to AN445: *Design Guidelines for Implementing DDR and DDR2 SDRAM Interfaces in Cyclone III Devices*.

Table 8-2 summarizes the maximum clock rate that Cyclone III LS devices can support for external memory interfaces with a half-rate PHY megafunction.

**Table 8-2.** Cyclone III LS Devices Maximum Clock Rate Support for External Memory Interfaces with Half-Rate PHY (Note 1), (2) (Part 1 of 2)

Memory Standard	EP3CLS70/EP3CLS100									EP3CLS150/EP3CLS200								
	C7 Speed Grade (MHz)			C8 Speed Grade (MHz)			I7 Speed Grade (MHz)			C7 Speed Grade (MHz)			C8 Speed Grade (MHz)			I7 Speed Grade (MHz)		
	Column I/O Banks	Row I/O Banks	Wraparound Mode	Column I/O Banks	Row I/O Banks	Wraparound Mode	Column I/O Banks	Row I/O Banks	Wraparound Mode	Column I/O Banks	Row I/O Banks	Wraparound Mode	Column I/O Banks	Row I/O Banks	Wraparound Mode	Column I/O Banks	Row I/O Banks	Wraparound Mode
DDR2 SDRAM (5), (6)	167	150	125	167	133	100	167	150	125	167	133	125	150	125	100	167	133	125
DDR SDRAM (5)	150	133	125	133	125	100	150	133	125	133	125	100	133	125	100	133	125	100

**Table 8-2.** Cyclone III LS Devices Maximum Clock Rate Support for External Memory Interfaces with Half-Rate PHY (Note 1), (2) (Part 2 of 2)

Memory Standard	EP3CLS70/EP3CLS100									EP3CLS150/EP3CLS200								
	C7 Speed Grade (MHz)			C8 Speed Grade (MHz)			I7 Speed Grade (MHz)			C7 Speed Grade (MHz)			C8 Speed Grade (MHz)			I7 Speed Grade (MHz)		
	Column I/O Banks	Row I/O Banks	Wraparound Mode	Column I/O Banks	Row I/O Banks	Wraparound Mode	Column I/O Banks	Row I/O Banks	Wraparound Mode	Column I/O Banks	Row I/O Banks	Wraparound Mode	Column I/O Banks	Row I/O Banks	Wraparound Mode	Column I/O Banks	Row I/O Banks	Wraparound Mode
QDR II SRAM (3), (4)	150	150	133	133	133	125	150	150	133	150	150	133	133	133	125	150	150	133

**Notes to Table 8-2:**

- (1) These numbers are preliminary until characterization is completed.
- (2) Column I/Os refer to top and bottom I/Os. Row I/Os refer to right and left I/Os. Wraparound mode refers to combination of column and row I/Os.
- (3) Cyclone III LS devices feature I/Os capable of electrical support for QDR II, but Altera does not supply a controller or PHY megafunction for QDR II interface.
- (4) QDR II SRAM also supports the 1.5-V HSTL I/O standard. However, Altera recommends using the 1.8-V HSTL I/O standard for maximum performance because of the higher I/O drive.
- (5) The values apply for interfaces with both modules and components.
- (6) For the required DDR2 memory device speed grade for external memory interface to achieve performance as stated in this table, refer to AN 445: *Design Guidelines for Implementing DDR and DDR2 SDRAM Interfaces in Cyclone III Devices*.

Table 8-3 summarizes the maximum clock rate that Cyclone III devices can support for external memory interfaces with a full-rate PHY megafunction.

**Table 8-3.** Cyclone III Devices Maximum Clock Rate Support for External Memory Interfaces with Full-Rate Controller (Note 1), (2) (Part 1 of 2)

Memory Standard	Commercial						Industrial		Automotive	
	-6 Speed Grade (MHz)		-7 Speed Grade (MHz)		-8 Speed Grade (MHz)		-7 Speed Grade (MHz)		-7 Speed Grade (MHz)	
	Column I/O Banks	Row I/O Banks	Column I/O Banks	Row I/O Banks	Column I/O Banks	Row I/O Banks	Column I/O Banks	Row I/O Banks	Column I/O Banks	Row I/O Banks
DDR2 SDRAM (3), (4), (5)	200	167	167	150	167	133	167	150	167	133

**Table 8-3.** Cyclone III Devices Maximum Clock Rate Support for External Memory Interfaces with Full-Rate Controller (Note 1), (2) (Part 2 of 2)

Memory Standard	Commercial						Industrial		Automotive	
	-6 Speed Grade (MHz)		-7 Speed Grade (MHz)		-8 Speed Grade (MHz)		-7 Speed Grade (MHz)		-7 Speed Grade (MHz)	
	Column I/O Banks	Row I/O Banks	Column I/O Banks	Row I/O Banks	Column I/O Banks	Row I/O Banks	Column I/O Banks	Row I/O Banks	Column I/O Banks	Row I/O Banks
DDR SDRAM	167	150	150	133	133	125	150	133	133	125

**Notes to Table 8-3:**

- (1) Column I/Os refer to top and bottom I/Os. Row I/Os refer to right and left I/Os.
- (2) The supported operating frequencies listed here are memory interface maximums for Cyclone III devices. The actual achievable performance of your design is based on design and system specific factors, as well as static timing analysis of the completed design.
- (3) The values apply for interfaces with both modules and components.
- (4) Altera recommends using the ALTMEMPHY AFI mode to achieve the quoted maximum clock rates due to lower performance of Non-AFI mode.
- (5) For the required DDR2 memory device speed grade for external memory interfaces to achieve the performance stated in this table, refer to *AN445: Design Guidelines for Implementing DDR and DDR2 SDRAM Interfaces in Cyclone III Devices*.

Table 8-4 summarizes the maximum clock rate that Cyclone III LS devices can support for external memory interfaces with a full-rate PHY megafunction.

**Table 8-4.** Cyclone III LS Devices Maximum Clock Rate Support for External Memory Interfaces with Full-Rate PHY Megafunction (Note 1), (2)


Memory Standard	EP3CLS70/EP3CLS100						EP3CLS150/EP3CLS200					
	C7 Speed Grade (MHz)		C8 Speed Grade (MHz)		I7 Speed Grade (MHz)		C7 Speed Grade (MHz)		C8 Speed Grade (MHz)		I7 Speed Grade (MHz)	
	Column I/O Banks	Row I/O Banks	Column I/O Banks	Row I/O Banks	Column I/O Banks	Row I/O Banks	Column I/O Banks	Row I/O Banks	Column I/O Banks	Row I/O Banks	Column I/O Banks	Row I/O Banks
DDR2 SDRAM (3)	150	150	133	133	150	150	133	133	133	133	133	133
DDR SDRAM	150	133	133	125	150	133	133	125	133	125	133	125

**Notes to Table 8-4:**

- (1) These numbers are preliminary until characterization is completed.
- (2) Column I/Os refer to top and bottom I/Os. Row I/Os refer to right and left I/Os.
- (3) For the required DDR2 memory device speed grade for external memory interface to achieve performance as stated in this table, refer to *AN 445: Design Guidelines for Implementing DDR and DDR2 SDRAM Interfaces in Cyclone III Devices*.

Figure 8-1 shows the block diagram of a typical external memory interface data path in Cyclone III family devices.

**Figure 8-1.** Cyclone III Family Devices External Memory Data Path (Note 1)



**Note to Figure 8-1:**

(1) All clocks shown here are global clocks.

For more information on implementing complete external memory interfaces, refer to the *ALTMEMPHY Megafunction User Guide, AN 438: Constraining and Analyzing Timing for External Memory Interfaces in Stratix IV, Stratix III, Arria II GX, and Cyclone III Devices, AN 445: Design Guidelines for Implementing DDR and DDR2 SDRAM Interfaces in Cyclone III Devices*, and *DDR and DDR2 SDRAM Controller Compiler User Guide*.

## Cyclone III Family Devices Memory Interfaces Pin Support

Cyclone III family devices use data (DQ), data strobe (DQS), clock, command, and address pins to interface with external memory. Some memory interfaces use the data mask (DM) or byte write select (BWS#) pins to enable data masking. This section describes how Cyclone III family devices support all these different pins.

### Data and Data Clock/Strobe Pins

Cyclone III family devices data pins for external memory interfaces are called D for write data, Q for read data, or DQ for shared read and write data pins. The read-data strobes or read clocks are called DQS pins. Cyclone III family devices support both bidirectional data strobes and unidirectional read clocks. Depending on the external memory standard, the DQ and DQS are bidirectional signals (in DDR2 and DDR SDRAM) or unidirectional signals (in QDR II SRAM). Connect the bidirectional DQ data signals to the same Cyclone III family devices DQ pins. For unidirectional D or Q signals, connect the read-data signals to a group of DQ pins and the write-data signals to a different group of DQ pins.

In QDR II SRAM, the Q read-data group must be placed at a different  $V_{REF}$  bank location from the D write-data group, command, or address pins.

In Cyclone III family devices, DQS is used only during write mode in DDR2 and DDR SDRAM interfaces. Cyclone III family devices ignore DQS as the read-data strobe because the PHY internally generates the read capture clock for read mode. However, you must connect the DQS pin to the DQS signal in DDR2 and DDR SDRAM interfaces, or to the CQ signal in QDR II SRAM interfaces.



Cyclone III family devices do not support differential strobe pins, which is an optional feature in the DDR2 SDRAM device.



When you use the Altera Memory Controller MegaCore®, the PHY is instantiated for you. For more information on the memory interface data path, refer to the *ALTMEMPHY Megafunction User Guide*.



ALTMEMPHY is a self-calibrating megafunction, enhanced to simplify the implementation of the read-data path in different memory interfaces. The auto-calibration feature of ALTMEMPHY provides ease-of-use by optimizing clock phases and frequencies across process, voltage, and temperature (PVT) variations. You can save on the global clock resources in Cyclone III family devices through the ALTMEMPHY megafunction because you are not required to route the DQS signals on the global clock buses (because DQS is ignored for read capture). Resynchronization issues do not arise because no transfer occurs from the memory domain clock (DQS) to the system domain for capturing data DQ.

All I/O banks in Cyclone III family devices can support DQ and DQS signals with DQ-bus modes of  $\times 8$ ,  $\times 9$ ,  $\times 16$ ,  $\times 18$ ,  $\times 32$ , and  $\times 36$ . DDR2 and DDR SDRAM interfaces use  $\times 8$  mode DQS group regardless of the interface width. For wider interface, you can use multiple  $\times 8$  DQ groups to achieve the desired width requirement.

In the  $\times 9$ ,  $\times 18$ , and  $\times 36$  modes, a pair of complementary DQS pins (CQ and CQ#) drives up to 9, 18, or 36 DQ pins, respectively, in the group, to support one, two, or four parity bits and the corresponding data bits. The  $\times 9$ ,  $\times 18$ , and  $\times 36$  modes support the QDR II memory interface. CQ# is the inverted read-clock signal which is connected to the complementary data strobe (DQS or CQ#) pin. You can use any unused DQ pins as regular user I/O pins if they are not used as memory interface signals.

Table 8-5 shows the number of DQS or DQ groups supported on each side of the Cyclone III device only.

**Table 8-5.** Cyclone III Device DQS and DQ Bus Mode Support for Each Side of the Device (Part 1 of 4)

Device	Package	Side	Number ×8 Groups	Number ×9 Groups	Number ×16 Groups	Number ×18 Groups	Number ×32 Groups	Number ×36 Groups
EP3C5	144-pin EQFP (1)	Left	0	0	0	0	—	—
		Right	0	0	0	0	—	—
		Top (2)	1	0	0	0	—	—
		Bottom (3), (4)	1	0	0	0	—	—
	164-pin MBGA (1)	Left	0	0	0	0	—	—
		Right	0	0	0	0	—	—
		Top (2)	1	0	0	0	—	—
		Bottom (3), (4)	1	0	0	0	—	—
	256-pin FineLine BGA/256-pin Ultra FineLine BGA (1)	Left (4), (5)	1	1	0	0	—	—
		Right (4), (6)	1	1	0	0	—	—
		Top	2	2	1	1	—	—
		Bottom	2	2	1	1	—	—
EP3C10	144-pin EQFP (1)	Left	0	0	0	0	—	—
		Right	0	0	0	0	—	—
		Top (2)	1	0	0	0	—	—
		Bottom (3), (4)	1	0	0	0	—	—
	164-pin MBGA (1)	Left	0	0	0	0	—	—
		Right	0	0	0	0	—	—
		Top (2)	1	0	0	0	—	—
		Bottom (3), (4)	1	0	0	0	—	—
	256-pin FineLine BGA/256-pin Ultra FineLine BGA (1)	Left (4), (5)	1	1	0	0	—	—
		Right (4), (6)	1	1	0	0	—	—
		Top	2	2	1	1	—	—
		Bottom	2	2	1	1	—	—

**Table 8-5.** Cyclone III Device DQS and DQ Bus Mode Support for Each Side of the Device (Part 2 of 4)

Device	Package	Side	Number ×8 Groups	Number ×9 Groups	Number ×16 Groups	Number ×18 Groups	Number ×32 Groups	Number ×36 Groups
EP3C16	144-pin EQFP (1)	Left	0	0	0	0	—	—
		Right	0	0	0	0	—	—
		Top (2)	1	0	0	0	—	—
		Bottom (3), (4)	1	0	0	0	—	—
	164-pin MBGA (1)	Left	0	0	0	0	—	—
		Right	0	0	0	0	—	—
		Top (2)	1	0	0	0	—	—
		Bottom (3), (4)	1	0	0	0	—	—
	240-pin PQFP (1)	Left (4), (7)	1	1	0	0	—	—
		Right (3), (4)	1	0	0	0	—	—
		Top	1	1	0	0	—	—
		Bottom	1	1	0	0	—	—
	256-pin FineLine BGA/256-pin Ultra FineLine BGA (1)	Left (4), (5)	1	1	0	0	—	—
		Right (4), (6)	1	1	0	0	—	—
		Top	2	2	1	1	—	—
		Bottom	2	2	1	1	—	—
484-pin FineLine BGA/484-pin Ultra FineLine BGA	Left	4	2	2	2	1	1	
	Right	4	2	2	2	1	1	
	Top	4	2	2	2	1	1	
	Bottom	4	2	2	2	1	1	
EP3C25	144-pin EQFP (1)	Left	0	0	0	0	—	—
		Right	0	0	0	0	—	—
		Top (2)	1	0	0	0	—	—
		Bottom (3), (4)	1	0	0	0	—	—
	240-pin PQFP (1)	Left (4), (7)	1	1	0	0	—	—
		Right (3), (4)	1	0	0	0	—	—
		Top	1	1	0	0	—	—
		Bottom	1	1	0	0	—	—
	256-pin FineLine BGA/256-pin Ultra FineLine BGA (1)	Left (4), (5)	1	1	0	0	—	—
		Right (4), (6)	1	1	0	0	—	—
		Top	2	2	1	1	—	—
		Bottom	2	2	1	1	—	—
	324-pin FineLine BGA (1)	Left	2	2	1	1	—	—
		Right (8)	2	2	1	1	—	—
		Top	2	2	1	1	—	—
		Bottom	2	2	1	1	—	—

**Table 8-5.** Cyclone III Device DQS and DQ Bus Mode Support for Each Side of the Device (Part 3 of 4)

Device	Package	Side	Number ×8 Groups	Number ×9 Groups	Number ×16 Groups	Number ×18 Groups	Number ×32 Groups	Number ×36 Groups
EP3C40	240-pin PQFP	Left (4), (7)	1	1	0	0	0	0
		Right (3), (4)	1	0	0	0	0	0
		Top	1	1	0	0	0	0
		Bottom	1	1	0	0	0	0
	324-pin FineLine BGA	Left	2	2	1	1	0	0
		Right (8)	2	2	1	1	0	0
		Top	2	2	1	1	0	0
		Bottom	2	2	1	1	0	0
	484-pin FineLine BGA/484-pin Ultra FineLine BGA	Left	4	2	2	2	1	1
		Right	4	2	2	2	1	1
		Top	4	2	2	2	1	1
		Bottom	4	2	2	2	1	1
	780-pin FineLine BGA	Left	4	2	2	2	1	1
		Right	4	2	2	2	1	1
		Top	6	2	2	2	1	1
		Bottom	6	2	2	2	1	1
EP3C55	484-pin FineLine BGA/484-pin Ultra FineLine BGA	Left	4	2	2	2	1	1
		Right	4	2	2	2	1	1
		Top	4	2	2	2	1	1
		Bottom	4	2	2	2	1	1
	780-pin FineLine BGA	Left	4	2	2	2	1	1
		Right	4	2	2	2	1	1
		Top	6	2	2	2	1	1
		Bottom	6	2	2	2	1	1
EP3C80	484-pin FineLine BGA/484-pin Ultra FineLine BGA	Left	4	2	2	2	1	1
		Right	4	2	2	2	1	1
		Top	4	2	2	2	1	1
		Bottom	4	2	2	2	1	1
	780-pin FineLine BGA	Left	4	2	2	2	1	1
		Right	4	2	2	2	1	1
		Top	6	2	2	2	1	1
		Bottom	6	2	2	2	1	1

**Table 8-5.** Cyclone III Device DQS and DQ Bus Mode Support for Each Side of the Device (Part 4 of 4)

Device	Package	Side	Number ×8 Groups	Number ×9 Groups	Number ×16 Groups	Number ×18 Groups	Number ×32 Groups	Number ×36 Groups
EP3C120	484-pin FineLine BGA	Left	4	2	2	2	1	1
		Right	4	2	2	2	1	1
		Top	4	2	2	2	1	1
		Bottom	4	2	2	2	1	1
	780-pin FineLine BGA	Left	4	2	2	2	1	1
		Right	4	2	2	2	1	1
		Top	6	2	2	2	1	1
		Bottom	6	2	2	2	1	1

**Notes to Table 8-5:**

- (1) This device package does not support ×32 or ×36 mode.
- (2) For the top side of the device, RUP, RDN, PLLCLKOUT3n, and PLLCLKOUT3p pins are shared with the DQ or DM pins to gain ×8 DQ group. You cannot use these groups if you are using the RUP and RDN pins for on-chip termination (OCT) calibration or if you are using PLLCLKOUT3n and PLLCLKOUT3p.
- (3) There is no DM pin support for these groups.
- (4) The RUP and RDN pins are shared with the DQ pins. You cannot use these groups if you are using the RUP and RDN pins for OCT calibration.
- (5) The ×8 DQ group can be formed in Bank 2.
- (6) The ×8 DQ group can be formed in Bank 5.
- (7) There is no DM and BWS# pins support for these groups.
- (8) The RUP pin is shared with the DQ pin to gain ×9 or ×18 DQ group. You cannot use these groups if you are using the RUP and RDN pins for OCT calibration.

Table 8-6 shows the numbers of DQS or DQ groups supported on each side of the Cyclone III LS device only.

**Table 8-6.** Cyclone III LS Device DQS and DQ Bus Mode Support for Each Side of the Device (Note 1) (Part 1 of 2)

Device	Package	Side	Number of ×8 Groups	Number of ×9 Groups	Number of ×16 Groups	Number of ×18 Groups	Number of ×32 Groups	Number of ×36 Groups
EP3CLS70	484-pin FineLine BGA/ 484-pin Ultra FineLine BGA (2)	Left	2	2	1	1	—	—
		Right	2	2	1	1	—	—
		Top	2	2	1	1	—	—
		Bottom	2	2	1	1	—	—
	780-pin FineLine BGA	Left	4	2	2	2	1	1
		Right	4	2	2	2	1	1
		Top	6	2	2	2	1	1
		Bottom	6	2	2	2	1	1

**Table 8-6.** Cyclone III LS Device DQS and DQ Bus Mode Support for Each Side of the Device (Note 1) (Part 2 of 2)

Device	Package	Side	Number of x8 Groups	Number of x9 Groups	Number of x16 Groups	Number of x18 Groups	Number of x32 Groups	Number of x36 Groups
EP3CLS100	484-pin FineLine BGA/ 484-pin Ultra FineLine BGA (2)	Left	2	2	1	1	—	—
		Right	2	2	1	1	—	—
		Top	2	2	1	1	—	—
		Bottom	2	2	1	1	—	—
	780-pin FineLine BGA	Left	4	2	2	2	1	1
		Right	4	2	2	2	1	1
		Top	6	2	2	2	1	1
		Bottom	6	2	2	2	1	1
EP3CLS150	484-pin FineLine BGA (2)	Left	2	2	1	1	—	—
		Right	2	2	1	1	—	—
		Top	2	2	1	1	—	—
		Bottom	2	2	1	1	—	—
	780-pin FineLine BGA	Left	4	2	2	2	1	1
		Right	4	2	2	2	1	1
		Top	6	2	2	2	1	1
		Bottom	6	2	2	2	1	1
EP3CLS200	484-pin FineLine BGA (2)	Left	2	2	1	1	—	—
		Right	2	2	1	1	—	—
		Top	2	2	1	1	—	—
		Bottom	2	2	1	1	—	—
	780-pin FineLine BGA	Left	4	2	2	2	1	1
		Right	4	2	2	2	1	1
		Top	6	2	2	2	1	1
		Bottom	6	2	2	2	1	1

**Notes to Table 8-6:**

- (1) These numbers are preliminary until characterization is completed.
- (2) This device package does not support x32 or 36 mode.



For more information on device package outline, refer to the [Device Packaging Specifications](#) page.

DQS pins are listed in the Cyclone III and Cyclone III LS pin tables as DQSXY, in which X indicates the DQS grouping number and Y indicates whether the group is located on the top (T), bottom (B), left (L) or right (R) side of the device. Similarly, the corresponding DQ pins are marked as DQXY, in which the X denotes the DQ grouping number and Y denotes whether the group is located on the top (T), bottom (B), left (L) or right (R) side of the device. For example, DQS2T indicates a DQS pin belonging to group 2, located on the top side of the device. Similarly, the DQ pins belonging to that group is shown as DQ2T.

Each DQ group is associated with its corresponding DQS pins, as defined in the Cyclone III and Cyclone III LS pin tables; for example:


- For DDR2 or DDR SDRAM, ×8 DQ group DQ3B [7 : 0] pins are associated with the DQS3B pin (same 3B group index)
- For QDR II SRAM, ×9 Q read-data group DQ3L [8 . . 0] pins are associated with DQS2L/CQ3L and DQS3L/CQ3L# pins (same 3L group index)

The Quartus® II software issues an error message if a DQ group is not placed properly with its associated DQS.

Figure 8-2 shows the location and numbering of the DQS, DQ, or CQ# pins in the Cyclone III device family I/O banks.

For Cyclone III family devices memory interface support, only one interface is placed on each side.

**Figure 8-2.** DQS, CQ, or CQ# Pins in Cyclone III Family Devices I/O Banks (Note 1)




**Note to Figure 8-2:**

- (1) The DQS, CQ, or CQ# pin locations in this diagram apply to all packages in Cyclone III family devices except devices in 144-pin EQFP and 164-pin MBGA.

Figure 8-3 shows the location and numbering of the DQS, DQ, or CQ# pins in I/O banks of the Cyclone III device in the 144-pin EQFP and 164-pin MBGA packages only.

**Figure 8-3.** DQS, CQ, or CQ# Pins for Devices in the 144-Pin EQFP and 164-Pin MBGA Packages



In Cyclone III family devices, the  $\times 9$  mode uses the same DQ and DQS pins as the  $\times 8$  mode, and one additional DQ pin that serves as a regular I/O pin in the  $\times 8$  mode. The  $\times 18$  mode uses the same DQ and DQS pins as  $\times 16$  mode, with two additional DQ pins that serve as regular I/O pins in the  $\times 16$  mode. Similarly, the  $\times 36$  mode uses the same DQ and DQS pins as the  $\times 32$  mode, with four additional DQ pins that serve as regular I/O pins in the  $\times 32$  mode. When not used as DQ or DQS pins, the memory interface pins are available as regular I/O pins.

### Optional Parity, DM, and Error Correction Coding Pins

Cyclone III family devices support parity in  $\times 9$ ,  $\times 18$ , and  $\times 36$  modes. One parity bit is available per eight bits of data pins. You can use any of the DQ pins for parity in Cyclone III family devices because the parity pins are treated and configured similar to DQ pins.

DM pins are only required when writing to DDR2 and DDR SDRAM devices. QDR II SRAM devices use the BWS# signal to select the byte to be written into memory. A low signal on the DM or BWS# pin indicates the write is valid. Driving the DM or BWS# pin high causes the memory to mask the DQ signals. Each group of DQS and DQ signals has one DM pin. Similar to the DQ output signals, the DM signals are clocked by the  $-90^\circ$  shifted clock.

In Cyclone III family devices, the DM pins are preassigned in the device pinouts. The Quartus II Fitter treats the DQ and DM pins in a DQS group equally for placement purposes. The preassigned DQ and DM pins are the preferred pins to use.

Some DDR2 SDRAM and DDR SDRAM devices support error correction coding (ECC), a method of detecting and automatically correcting errors in data transmission. In 72-bit DDR2 or DDR SDRAM, there are eight ECC pins and 64 data pins. Connect the DDR2 and DDR SDRAM ECC pins to a separate DQS or DQ group in Cyclone III family devices. The memory controller needs additional logic to encode and decode the ECC data.

## Address and Control/Command Pins

The address signals and the control or command signals are typically sent at a single data rate. You can use any of the user I/O pins on all I/O banks of Cyclone III family devices to generate the address and control or command signals to the memory device.

 Cyclone III family devices do not support QDR II SRAM in the burst length of two.

## Memory Clock Pins

In DDR2 and DDR SDRAM memory interfaces, the memory clock signals (CK and CK#) are used to capture the address signals and the control or command signals. Similarly, QDR II SRAM devices use the write clocks (K and K#) to capture the address and command signals. The CK/CK# and K/K# signals are generated to resemble the write-data strobe using the DDIO registers in Cyclone III family devices.

 CK/CK# pins must be placed on differential I/O pins and cannot be placed on the same row or column as the DQ pins.

## Cyclone III Family Devices Memory Interfaces Features


This section discusses Cyclone III family devices memory interfaces, including DDR input registers, DDR output registers, OCT, and phase-lock loops (PLLs).

### DDR Input Registers

The DDR input registers are implemented with three internal logic element (LE) registers for every DQ pin. These LE registers are located in the logic array block (LAB) adjacent to the DDR input pin.

Figure 8-4 illustrates Cyclone III family devices DDR input registers.

**Figure 8-4.** Cyclone III Family Devices DDR Input Registers



The DDR data is first fed to two registers, input register A<sub>1</sub> and input register B<sub>1</sub>.

- Input register A<sub>1</sub> captures the DDR data present during the rising edge of the clock
- Input register B<sub>1</sub> captures the DDR data present during the falling edge of the clock
- Register C<sub>1</sub> aligns the data before it is synchronized with the system clock


The data from the DDR input register is fed to two registers, `sync_reg_h` and `sync_reg_l`, then the data is typically transferred to a FIFO block to synchronize the two data streams to the rising edge of the system clock. Because the read-capture clock is generated by the PLL, the read-data strobe signal (DQS or CQ) is not used during read operation in Cyclone III family devices.; hence, postamble is not a concern in this case.

## DDR Output Registers

A dedicated write DDIO block is implemented in the DDR output and output enable paths.

Figure 8-5 shows how Cyclone III family devices dedicated write DDIO block is implemented in the I/O element (IOE) registers.

**Figure 8-5.** Cyclone III Family Devices Dedicated Write DDIO




The two DDR output registers are located in the I/O element (IOE) block. Two serial data streams routed through `datain_l` and `datain_h`, are fed into two registers, output register `AO` and output register `BO`, respectively, on the same clock edge. The output from output register `AO` is captured on the falling edge of the clock, while the output from output register `BO` is captured on the rising edge of the clock. The registered outputs are multiplexed by the common clock to drive the DDR output pin at twice the data rate.

The DDR output enable path has a similar structure to the DDR output path in the IOE block. The second output enable register provides the write preamble for the DQS strobe in DDR external memory interfaces. This active-low output enable register extends the high-impedance state of the pin by half a clock cycle to provide the external memory's DQS write preamble time specification.

 For more information on Cyclone III family devices IOE registers, refer to the *Cyclone III Device I/O Features* chapter in volume 1 of the *Cyclone III Device Handbook*.

Figure 8-6 illustrates how the second output enable register extends the DQS high-impedance state by half a clock cycle during a write operation.

**Figure 8-6.** Extending the OE Disable by Half a Clock Cycle for a Write Transaction (Note 1)



**Note to Figure 8-6:**

- (1) The waveform reflects the software simulation result. The  $\overline{OE}$  signal is an active low on the device. However, the Quartus II software implements the signal as an active high and automatically adds an inverter before the  $A_{OE}$  register D input.

## OCT

Cyclone III family devices support calibrated on-chip series termination ( $R_s$  OCT) in both vertical and horizontal I/O banks. To use the calibrated OCT, you must use the RUP and RDN pins for each  $R_s$  OCT control block (one for each side). You can use each OCT calibration block to calibrate one type of termination with the same  $V_{CCIO}$  for that given side.

 For more information on Cyclone III family devices OCT calibration block, refer to the *Cyclone III Device I/O Features* chapter in volume 1 of the *Cyclone III Device Handbook*.

## PLL

When interfacing with external memory, the PLL is used to generate the memory system clock, the write clock, the capture clock and the logic-core clock. The system clock generates the DQS write signals, commands, and addresses. The write-clock is shifted by  $-90^\circ$  from the system clock and generates the DQ signals during writes. You can use the PLL reconfiguration feature to calibrate the read-capture phase shift to balance the setup and hold margins.

 The PLL is instantiated in the ALTMEMPHY megafunction. All outputs of the PLL are used when the ALTMEMPHY megafunction is instantiated to interface with external memories.

 For more information on usage of PLL outputs by the ALTMEMPHY megafunction, refer to the *ALTMEMPHY Megafunction User Guide*.

 For more information on Cyclone III family devices PLL, refer to the *Clock Networks and PLLs in Cyclone III Devices* chapter in volume 1 of the *Cyclone III Device Handbook*.

## Chapter Revision History

Table 8-7 shows the revision history for this chapter.

**Table 8-7.** Chapter Revision History

Date and Document Version	Changes Made	Summary of Changes
July 2009 v2.1	Made minor correction to the part number.	—
June 2009 v2.0	<ul style="list-style-type: none"> <li>■ Updated chapter part number.</li> <li>■ Updated “Introduction” on page 8-1.</li> <li>■ Updated Table 8-1 on page 8-1, Table 8-2 on page 8-2, Table 8-3 on page 8-3, Table 8-4 on page 8-4, and Table 8-5 on page 8-7. Updated notes to Table 8-6 on page 8-10. Updated “Data and Data Clock/Strobe Pins” on page 8-5.</li> <li>■ Updated note to Figure 8-2 on page 8-12.</li> <li>■ Updated “Optional Parity, DM, and Error Correction Coding Pins” on page 8-13.</li> <li>■ Updated “Address and Control/Command Pins” on page 8-14.</li> </ul>	Updated to include Cyclone III LS information
October 2008 v1.3	<ul style="list-style-type: none"> <li>■ Updated “Introduction”, “DDR Input Registers” and “Conclusion” sections.</li> <li>■ Updated chapter to new template.</li> </ul>	—
May 2008 v1.2	<ul style="list-style-type: none"> <li>■ Added (Note 4) to Figure 8-3.</li> <li>■ Updated Table 8-3 and Table 8-5. Added new Table 8-4.</li> <li>■ Updated (Note 1) to Figure 8-4. Updated Figure 8-5 and 8-14.</li> </ul>	—
July 2007 v1.1	<ul style="list-style-type: none"> <li>■ Updated “Data and Data Clock/Strobe Pins” section. Updated Table 8-5. Added chapter TOC and “Referenced Documents” section.</li> </ul>	—
March 2007 v1.0	Initial release.	—



101 Innovation Drive  
San Jose, CA 95134  
[www.altera.com](http://www.altera.com)  
Technical Support  
[www.altera.com/support](http://www.altera.com/support)

Copyright © 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. RSDS and PPDS are registered trademarks of National Semiconductor. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



I.S. EN ISO 9001

This section includes the following chapters:

- Chapter 9, Configuration, Design Security, and Remote System Upgrades in Cyclone III Devices
- Chapter 10, Hot-Socketing and Power-On Reset in Cyclone III Devices
- Chapter 11, SEU Mitigation in Cyclone III Devices
- Chapter 12, IEEE 1149.1 (JTAG) Boundary-Scan Testing for Cyclone III Devices

### Revision History

Refer to each chapter for its own specific revision history. For information on when each chapter was updated, refer to the Chapter Revision Dates section, which appears in the complete handbook.



## Introduction

Cyclone® III family devices (Cyclone III and Cyclone III LS devices) use SRAM cells to store configuration data. Configuration data must be downloaded to Cyclone III family devices each time the device powers up because SRAM memory is volatile.

Cyclone III family devices are configured using one of the following configuration schemes:

- Active serial (AS)
- Active parallel (AP) for Cyclone III devices only
- Passive serial (PS)
- Fast passive parallel (FPP)
- Joint Test Action Group (JTAG)

All configuration schemes use an external configuration controller (for example, MAX® II or a microprocessor), a configuration device, or a download cable.

Cyclone III family devices offer the following configuration features:

- Configuration data decompression
- Design security (for Cyclone III LS devices only)
- Remote system upgrade

As Cyclone III LS devices play a role in larger and more critical designs in competitive commercial and military environments, it is increasingly important to protect your designs from copying, reverse engineering, and tampering. Cyclone III LS devices address these concerns with 256-bit advanced encryption standard (AES) programming file encryption and anti-tamper feature support to prevent tampering. For more information on the design security feature in Cyclone III LS devices, refer to [“Design Security” on page 9–73](#).

System designers face difficult challenges such as shortened design cycles, evolving standards, and system deployments in remote locations. Cyclone III family devices help overcome these challenges with inherent re-programmability and dedicated circuitry to perform remote system upgrades. Remote system upgrades help deliver feature enhancements and bug fixes without costly recalls, reduce time-to-market, and extend product life. Remote system upgrade can also be implemented with the advanced Cyclone III family devices features such as real-time decompression of configuration data. For more information on the remote system upgrade feature in Cyclone III family devices, refer to [“Remote System Upgrade” on page 9–77](#).

This chapter explains the Cyclone III device family configuration features and describes how to configure Cyclone III family devices using the supported configuration schemes. This chapter also includes configuration pin descriptions and the Cyclone III device family configuration file formats. In this chapter, the generic term “device” includes all Cyclone III family devices.

This chapter contains the following sections:

- “Configuration” on page 9-2
- “Design Security” on page 9-73
- “Remote System Upgrade” on page 9-77

## Configuration

### Configuration Features

Cyclone III family devices offer configuration data decompression to reduce configuration file storage, provide design security feature (for Cyclone III LS devices only) to protect your configuration data, and provide remote system upgrade to allow you to remotely update your Cyclone III device family designs.

Table 9-1 summarizes which configuration methods you can use in each configuration scheme.

**Table 9-1.** Cyclone III Device Family Configuration Features

Configuration Scheme	Configuration Method	Decompression	Remote System Upgrade (Note 1)	Design Security (Cyclone III LS Devices only)
Active Serial Standard (AS Standard POR)	Serial Configuration Device	✓	✓	✓
Active Serial Fast (AS Fast POR)	Serial Configuration Device	✓	✓	✓
Active Parallel ×16 Standard (AP Standard POR, for Cyclone III devices only)	Supported Flash Memory (2)	—	✓	—
Active Parallel ×16 Fast (AP Fast POR, for Cyclone III devices only)	Supported Flash Memory (2)	—	✓	—
Passive Serial Standard (PS Standard POR)	External Host with Flash Memory	✓	—	✓
	Download Cable	✓	—	✓ (3)
Passive Serial Fast (PS Fast POR)	External Host with Flash Memory	✓	—	✓
	Download Cable	✓	—	✓ (3)
Fast Passive Parallel Fast (FPP Fast POR)	External Host with Flash Memory	—	—	✓
JTAG based configuration	External Host with Flash Memory	—	—	—
	Download Cable	—	—	—

#### Notes to Table 9-1

- (1) Remote update mode is supported when using remote system upgrade feature. You can enable or disable the remote update mode with an option setting in the Quartus® II software. For more information on the remote system upgrade feature, refer to “Remote System Upgrade” on page 9-77.
- (2) For more information on the supported families for the Numonyx commodity parallel flash, refer to Table 9-11 on page 9-24.
- (3) Design security feature is not supported using a SRAM Object File (.sof).

-  The design security feature is for Cyclone III LS devices only and is available in all configuration schemes except JTAG based configuration. Decompression feature is not supported when design security feature is enabled.
-  When using a serial configuration scheme such as PS or fast AS, the configuration time is the same whether or not the design security feature is enabled. A  $\times 4$  DCLK is required if the FPP scheme is used with the design security feature.
-  Cyclone III devices support remote system upgrade in AS and AP configuration schemes. Cyclone III LS devices only support remote system upgrade in AS configuration scheme.
-  This section only explains the decompression feature. For more information on the design security and remote system upgrade, refer to [“Design Security” on page 9-73](#) and [“Remote System Upgrade” on page 9-77](#).

### Configuration Data Decompression

Cyclone III family devices support configuration data decompression, which saves configuration memory space and time. This feature allows you to store compressed configuration data in configuration devices or other memory, and send the compressed bitstream to Cyclone III family devices. During configuration, Cyclone III family devices decompress the bitstream in real time and program the SRAM cells. Decompression feature is not supported when the design security feature is enabled.

-  Preliminary data indicates that compression reduces configuration bitstream size by 35 to 55%.

Cyclone III family devices support decompression in the AS and PS configuration schemes. Decompression is not supported in the AP, FPP, or JTAG-based configuration schemes. In PS mode, use the Cyclone III device family decompression feature to reduce configuration time. Altera recommends using the Cyclone III device family decompression feature during AS configuration if you must save configuration memory space in the serial configuration device. When you enable compression, the Quartus II software generates configuration files with compressed configuration data. This compressed file reduces the storage requirements in the configuration device or flash memory and decreases the time needed to send the bitstream to the Cyclone III device family. The time needed by a Cyclone III device family to decompress a configuration file is less than the time needed to send the configuration data to the device. There are two methods for enabling compression for Cyclone III device family bitstreams in the Quartus II software:


- Before design compilation (via the Compiler Settings menu).
- After design compilation (via the **Convert Programming Files** dialog box).

To enable compression in the compiler settings of the project, perform the following steps in the Quartus II software:

1. On the Assignments menu, click **Device**. The **Settings** dialog box appears.
2. Click **Device and Pin Options**. The **Device and Pin Options** dialog box appears.
3. Click the **Configuration** tab.
4. Turn on **Generate compressed bitstreams** ([Figure 9-1](#)).

5. Click **OK**.
6. In the **Settings** dialog box, click **OK**.

**Figure 9-1.** Enabling Compression for Cyclone III Device Family Bitstreams in Compiler Settings




Compression can also be enabled when creating programming files from the **Convert Programming Files** window.

1. On the File menu, click **Convert Programming Files**.
2. Under **Output programming file**, from the pull-down menu, select your desired file type.
3. If you select the Programmer Object File (**.pof**), you must specify a configuration device, directly under the file type.
4. In the **Input files to convert box**, select **SOF Data**.
5. Click **Add File** to browse to the Cyclone III device family **.sof** files.
6. On the **Convert Programming Files** dialog box, select the **.pof** you added to SOF Data and click **Properties**.
7. On the **SOF File Properties** dialog box, turn on the **Compression option**.

When multiple Cyclone III family devices are cascaded, you can selectively enable the compression feature for each device in the chain. [Figure 9-2](#) shows a chain of two Cyclone III family devices. The first device has compression enabled and receives compressed bitstream from the configuration device. The second device has the compression feature disabled and receives uncompressed data. You can generate programming files for this setup from the **Convert Programming Files** dialog box from the File menu in the Quartus II software.

**Figure 9-2.** Compressed and Uncompressed Configuration Data in the Same Configuration File



## Configuration Requirement

### Power-On Reset (POR) Circuit

The POR circuit keeps the device in reset state until the power supply voltage levels have stabilized upon device power-up. Upon device power-up, the device does not release nSTATUS until the required voltages shown in table [Table 9-4 on page 9-8](#) are above the POR trip point of the devices.  $V_{CCINT}$  and  $V_{CCA}$  are monitored for brown-out conditions upon device power-up.

  $V_{CCA}$  is the analog power to the PLL.

In Cyclone III family devices, you can select either a fast POR time or a standard POR time depending on the MSEL pin settings. The fast POR time is  $3\text{ ms} < TPOR < 9\text{ ms}$  for fast configuration time. The standard POR time is  $50\text{ ms} < TPOR < 200\text{ ms}$ , which has a lower power-ramp rate.

[Table 9-2](#) shows the supported POR time for each configuration scheme.

**Table 9-2.** Cyclone III Device Family Supported Power-On Reset Time Across Configuration Scheme (*Note 1*) (Part 1 of 2)

Configuration Scheme	Fast POR Time ( $3\text{ ms} < TPOR < 9\text{ ms}$ )	Standard POR Time ( $50\text{ ms} < TPOR < 200\text{ ms}$ )	Configuration Voltage Standard ( <i>2</i> )
Active Serial Standard (AS Standard POR)	—	✓	3.3 V
Active Serial Standard (AS Standard POR)	—	✓	3.0/2.5 V
Active Serial Fast (AS Fast POR)	✓	—	3.3 V
Active Serial Fast (AS Fast POR)	✓	—	3.0/2.5 V
Active Parallel x16 Standard (AP Standard POR, for Cyclone III devices only)	—	✓	3.3 V
Active Parallel x16 Standard (AP Standard POR, for Cyclone III devices only)	—	✓	3.0/2.5 V
Active Parallel x16 Standard (AP Standard POR, for Cyclone III devices only)	—	✓	1.8 V
Active Parallel x16 Fast (AP Fast POR, for Cyclone III devices only)	✓	—	3.3 V

**Table 9-2.** Cyclone III Device Family Supported Power-On Reset Time Across Configuration Scheme (*Note 1*) (Part 2 of 2)

Configuration Scheme	Fast POR Time (3 ms < TPOR < 9 ms)	Standard POR Time (50 ms < TPOR < 200 ms)	Configuration Voltage Standard ( <i>2</i> )
Active Parallel x16 Fast (AP Fast POR, for Cyclone III devices only)	✓	—	1.8 V
Passive Serial Standard (PS Standard POR)	—	✓	3.3/3.0/2.5 V
Passive Serial Fast (PS Fast POR)	✓	—	3.3/3.0/2.5 V
Fast Passive Parallel Fast (FPP Fast POR)	✓	—	3.3/3.0/2.5 V
Fast Passive Parallel Fast (FPP Fast POR)	✓	—	1.8/1.5 V
JTAG based configuration	( <i>3</i> )	( <i>3</i> )	—

**Notes to Table 9-2:**

- (1) Altera recommends connecting the MSEL pins to  $V_{CCA}$  or GND depending on the MSEL pin settings.
- (2) Configuration voltage standard applied to  $V_{CCIO}$  supply of the bank in which the configuration pins reside.
- (3) JTAG-based configuration takes precedence over other configuration schemes, which means MSEL pin settings are ignored. However, the POR time is dependent on the MSEL pin settings.

In some applications, it is necessary for a device to wake up very quickly to begin operation. The Cyclone III device family offers the fast POR time option to support fast wake-up time applications. The fast POR time option has stricter power-up requirements compared to the standard POR time option. You can select either the fast POR option or the standard POR option with the MSEL pin settings.



Automotive application is for Cyclone III devices only. The fast wake-up time of Cyclone III devices meets the requirement of common bus standards in automotive applications, such as Media Orientated Systems Transport (MOST) and Controller Area Network (CAN).



For more information on wake-up time and POR circuit, refer to the *Hot-Socketing and Power-On Reset in Cyclone III Devices* chapter in volume 1 of the *Cyclone III Device Handbook*.

### Configuration File Size

Table 9-3 shows the approximate uncompressed configuration file sizes for Cyclone III family devices. To calculate the amount of storage space required for multiple device configurations, add the file size of each device together.

**Table 9-3.** Cyclone III Device Family Uncompressed Raw Binary File (.rbf) Sizes (Part 1 of 2)

Device	Data Size (Mbits)	
Cyclone III	EP3C5	3,000,000
	EP3C10	3,000,000
	EP3C16	4,100,000
	EP3C25	5,800,000
	EP3C40	9,600,000
	EP3C55	14,900,000
	EP3C80	20,000,000
	EP3C120	28,600,000

**Table 9-3.** Cyclone III Device Family Uncompressed Raw Binary File (.rbf) Sizes (Part 2 of 2)

Device		Data Size (Mbits)
Cyclone III LS	EP3CLS70	25,165,824 (1)
	EP3CLS100	25,165,824 (1)
	EP3CLS150	50,331,648 (1)
	EP3CLS200	50,331,648 (1)

**Note to Table 9-3:**

(1) These values are preliminary.

Use the data in Table 9-3 only to estimate the file size before design compilation. Different configuration file formats, such as a Hexadecimal (.hex) or Tabular Text File (.tff) formats, have different file sizes. However, for any specific version of the Quartus II software, any design targeted for the same device has the same uncompressed configuration file size. If you are using compression, the file size varies after each compilation because the compression ratio is dependent on your design.



For more information on setting device configuration options or creating configuration files, refer to the *Software Settings* section in volume 2 of the *Configuration Handbook*.

### Configuration and JTAG Pin I/O Requirements

Cyclone III devices are manufactured using TSMC 65-nm low-k dielectric process, while Cyclone III LS devices are manufactured using TSMC 60-nm low-k dielectric process. Although Cyclone III family devices use TSMC 2.5-V transistor technology in the I/O buffers, the devices are compatible and able to interface with 2.5/3.0/3.3-V configuration voltage standards. However, you must follow specific requirements when interfacing Cyclone III family devices with 2.5/3.0/3.3-V configuration voltage standards.

All I/O inputs must maintain a maximum AC voltage of 4.1-V. When using a JTAG configuration scheme or a serial configuration device in an AS configuration scheme, you must connect a 25-Ω series resistor at the near end of the TDO and TDI pin or the serial configuration device for the DATA [0] pin. When cascading Cyclone III family devices in multi-device configuration, you must connect the repeater buffers between the master and slave devices for DATA and DCLK.

The output resistance of the repeater buffers must fit the maximum overshoot equation shown in Equation 9-1:

**Equation 9-1.** (Note 1)

$$0.8Z_0 \leq R_E \leq 1.8Z_0$$

**Note to Equation 9-1:**

(1)  $Z_0$  is the transmission line impedance and  $R_E$  is the equivalent resistance of the output buffer.

## Configuration Process

The configuration cycle for AS, AP, PS and FPP configuration schemes consist of the following configuration cycle stages:

- Reset
- Configuration
- Initialization



For more information on the configuration cycle state machine of Altera FPGA, refer to the *Configuring Altera FPGAs* chapter in volume 1 of the *Configuration Handbook*.

### Power Up

If the device is powered up from the power-down state, the  $V_{CCIO}$  for all the I/O banks must be powered up to the appropriate level for the device to exit from POR.

To begin configuration, the required voltages shown in [Table 9-4](#) must be powered up to the appropriate voltage levels.

**Table 9-4.** Power-Up Voltage for Cyclone III Device Family Configuration

Device	Voltage that must be Powered-Up <i>(Note 1)</i>
Cyclone III	$V_{CCINT}, V_{CCA}, V_{CCIO}$ (2)
Cyclone III LS	$V_{CCBAT}, V_{CCINT}, V_{CCA}, V_{CCIO}$ (2)

**Notes to Table 9-4:**

- (1) Voltages must be powered up to the appropriate voltage levels to begin configuration.
- (2)  $V_{CCIO}$  for banks in which the configuration and JTAG pins reside.

### Reset

When  $nCONFIG$  or  $nSTATUS$  is low, the device is in reset. Upon power-up, the Cyclone III family devices go through POR. The POR delay is dependent on the MSEL pin settings, which correspond to the configuration scheme that you select. Depending on the configuration scheme, either a fast or a standard POR time is available. The fast POR time is  $3\text{ ms} < TPOR < 9\text{ ms}$  for fast configuration time. The standard POR time is  $50\text{ ms} < TPOR < 200\text{ ms}$ , which has a lower power-ramp rate.

During POR, the device resets, holds  $nSTATUS$  and  $CONF\_DONE$  low, and tri-states all user I/O pins. When the device exits POR, all user I/O pins continue to tri-state. The user I/O pins and dual-purpose I/O pins have weak pull-up resistors which are always enabled (after POR) before and during configuration. After POR, the Cyclone III device family releases  $nSTATUS$ , which is pulled high by an external 10-k $\Omega$  pull-up resistor, and enters configuration mode.

When  $nCONFIG$  goes high, the device exits reset and releases the open-drain  $nSTATUS$  pin, which is then pulled high by an external 10-k $\Omega$  pull-up resistor. After  $nSTATUS$  is released, the device is ready to receive configuration data and the configuration stage begins.

Cyclone III LS devices are accessible by limited JTAG instructions after POR. For more information on enabling full JTAG instructions access, refer to the *“JTAG Instructions”* on page 9-61.

 For more information on the value of the weak pull-up resistors on the I/O pins that are on before and during configuration, refer to the *Cyclone III Device Data Sheet* and *Cyclone III LS Device Data Sheet* chapters in volume 2 of the *Cyclone III Device Handbook*.

## Configuration

Configuration data is latched into the Cyclone III device family at each DCLK cycle. However, the width of the data bus and the configuration time taken for each scheme are different. After the device receives all configuration data, the device releases the open-drain CONF\_DONE pin, which is pulled high by an external 10-k $\Omega$  pull-up resistor. A low-to-high transition on the CONF\_DONE pin indicates that the configuration is complete and initialization of the device can begin. The CONF\_DONE pin must have an external 10-k $\Omega$  pull-up resistor for the device to initialize.

You can begin reconfiguration by pulling the nCONFIG pin low. The nCONFIG pin must be low for at least 500 ns. When nCONFIG is pulled low, the Cyclone III device family is reset. The Cyclone III device family also pulls nSTATUS and CONF\_DONE low and all I/O pins are tri-stated. When nCONFIG returns to a logic-high level and nSTATUS is released by the Cyclone III device family, reconfiguration begins.

## Configuration Error

If an error occurs during configuration, Cyclone III family devices assert the nSTATUS signal low, indicating a data frame error, and the CONF\_DONE signal stays low. If the **Auto-restart configuration after error** option (available in the Quartus II software from the **General** tab of the **Device and Pin Options** dialog box) is turned on, the Cyclone III device family releases nSTATUS after a reset time-out period (maximum of 230  $\mu$ s), and retries configuration. If this option is turned off, the system must monitor nSTATUS for errors and then pulse nCONFIG low for at least 500 ns to restart configuration.

## Initialization

In Cyclone III family devices, the clock source for initialization is either a 10-MHz (typical) internal oscillator (separate from the AS internal oscillator) or an optional CLKUSR pin. By default, the internal oscillator is the clock source for initialization. If the internal oscillator is used, the device provides itself with enough clock cycles for a proper initialization. When using the internal oscillator, you do not need to send additional clock cycles from an external source to the CLKUSR pin during the initialization stage. Additionally, you can use the CLKUSR pin as a user I/O pin.

You also have the flexibility to synchronize initialization of multiple devices or to delay initialization with the CLKUSR option. The CLKUSR pin allows you to control when your device enters user mode for an indefinite amount of time. You can turn on the **Enable user-supplied start-up clock (CLKUSR)** option in the Quartus II software from the **General** tab of the **Device and Pin Options** dialog box. When you turn on the **Enable user supplied start-up clock option (CLKUSR)** option, the CLKUSR pin is the initialization clock source. Supplying a clock on the CLKUSR pin does not affect the configuration process. After the configuration data is accepted and CONF\_DONE goes high, the Cyclone III device family requires a certain amount of clock cycles to initialize and to enter user mode. [Table 9-5](#) shows the required clock cycles for proper initialization in Cyclone III family devices.

**Table 9-5.** Initialization Clock Cycles Required in Cyclone III Family Devices

Device	Initialization Clock Cycles
Cyclone III	3,185
Cyclone III LS	3,192

Table 9-6 shows the maximum CLKUSR frequency ( $f_{MAX}$ ) for Cyclone III family devices.

**Table 9-6.** Maximum CLKUSR Frequency for Cyclone III Family Devices

Device	$f_{MAX}$ (MHz)
Cyclone III	133
Cyclone III LS	100



If you use the optional CLKUSR pin and the nCONFIG pin is pulled low to restart configuration during device initialization, ensure that the CLKUSR pin continues to toggle when nSTATUS is low (a maximum of 230  $\mu$ s).

### User Mode

An optional INIT\_DONE pin is available, which signals the end of initialization and the start of user mode with a low-to-high transition. The **Enable INIT\_DONE Output** option is available in the Quartus II software from the **General** tab of the **Device and Pin Options** dialog box. If the INIT\_DONE pin is used, it will be high due to an external 10-k $\Omega$  pull-up resistor when nCONFIG is low and during the beginning of configuration. After the option bit to enable INIT\_DONE is programmed into the device (during the first frame of configuration data), the INIT\_DONE pin goes low. When initialization is complete, the INIT\_DONE pin is released and pulled high. This low-to-high transition signals that the device has entered user mode. In user mode, the user I/O pins function as assigned in your design and no longer have weak pull-up resistors.

## Configuration Scheme

A configuration scheme with different configuration voltage standards is selected by driving the MSEL pins either high or low as shown in Table 9-7.

The MSEL pins are powered by  $V_{CCINT}$ . The MSEL [3 . . 0] pins have 9-k $\Omega$  internal pull-down resistors that are always active.



The smaller Cyclone III devices or package options (E144, M164, Q240, F256 and U256 packages) do not have MSEL [3] pin. The AS Fast POR configuration scheme at 3.0- or 2.5-V configuration voltage standard and the AP configuration scheme are not supported in the Cyclone III devices without the MSEL [3] pin. To configure these devices with other supported configuration schemes, select the MSEL [2 . . 0] pins according to the MSEL settings in Table 9-7.

 Hardwire the MSEL pins to  $V_{CCA}$  or GND without any pull-up or pull-down resistors to avoid any problems detecting an incorrect configuration scheme. Do not drive the MSEL pins with a microprocessor or another device.

**Table 9-7.** Cyclone III Device Family Configuration Schemes *(Note 1)*

Configuration Scheme	MSEL				Configuration Voltage Standard <i>(2),(3)</i>
	3	2	1	0	
Active Serial Standard (AS Standard POR)	0	0	1	0	3.3 V
Active Serial Standard (AS Standard POR)	0	0	1	1	3.0/2.5 V
Active Serial Fast (AS Fast POR)	1	1	0	1	3.3 V
Active Serial Fast (AS Fast POR)	0	1	0	0	3.0/2.5 V
Active Parallel ×16 Standard (AP Standard POR, for Cyclone III devices only)	0	1	1	1	3.3 V
Active Parallel ×16 Standard (AP Standard POR, for Cyclone III devices only)	1	0	1	1	3.0/2.5 V
Active Parallel ×16 Standard (AP Standard POR, for Cyclone III devices only)	1	0	0	0	1.8 V
Active Parallel ×16 Fast (AP Fast POR, for Cyclone III devices only)	0	1	0	1	3.3 V
Active Parallel ×16 Fast (AP Fast POR, for Cyclone III devices only)	0	1	1	0	1.8 V
Passive Serial Standard (PS Standard POR)	0	0	0	0	3.3/3.0/2.5 V
Passive Serial Fast (PS Fast POR)	1	1	0	0	3.3/3.0/2.5 V
Fast Passive Parallel Fast (FPP Fast POR) <i>(4)</i>	1	1	1	0	3.3/3.0/2.5 V
Fast Passive Parallel Fast (FPP Fast POR) <i>(4)</i>	1	1	1	1	1.8/1.5 V
Fast Passive Parallel Fast (FPP Fast POR) with Encryption (for Cyclone III LS devices only)	0	1	0	1	3.3/3.0/2.5 V
Fast Passive Parallel Fast (FPP Fast POR) with Encryption (for Cyclone III LS devices only)	0	1	1	0	1.8/1.5 V
JTAG based configuration <i>(5)</i>	<i>(6)</i>	<i>(6)</i>	<i>(6)</i>	<i>(6)</i>	—

**Notes to Table 9-7:**

- (1) Altera recommends connecting the MSEL pins to  $V_{CCA}$  or GND depending on the MSEL pin settings.
- (2) Configuration voltage standard applied to  $V_{CCIO}$  supply of the bank in which the configuration pins reside.
- (3) You must follow specific requirements when interfacing Cyclone III family devices with 2.5/3.0/3.3-V configuration voltage standards. For more information on the requirements, refer to “[Configuration and JTAG Pin I/O Requirements](#)” on page 9-7.
- (4) FPP configuration is not supported in E144 package of Cyclone III devices.
- (5) JTAG-based configuration takes precedence over other configuration schemes, which means MSEL pin settings are ignored.
- (6) Do not leave the MSEL pins floating. Connect them to  $V_{CCA}$  or GND. These pins support the non-JTAG configuration scheme used in production. Altera recommends connecting the MSEL pins to GND if your device is only using JTAG configuration.

## AS Configuration (Serial Configuration Devices)

In the AS configuration scheme, Cyclone III family devices are configured using a serial configuration device. These configuration devices are low-cost devices with non-volatile memories that feature a simple four-pin interface and a small form factor. These features make serial configuration devices the ideal low-cost configuration solution.

 For more information on serial configuration devices, refer to the *Serial Configuration Devices (EPCS1, EPCS4, EPCS16, EPCS64, and EPCS128) Data Sheet* in the *Configuration Handbook*.

In Cyclone III family devices, the active master clock frequency runs at a maximum of 40 MHz, and typically at 30 MHz. Cyclone III family devices only work with serial configuration devices that support up to 40 MHz.

Serial configuration devices provide a serial interface to access configuration data. During device configuration, Cyclone III family devices read configuration data via the serial interface, decompress data if necessary, and configure their SRAM cells. This scheme is referred to as the AS configuration scheme because the device controls the configuration interface.


### Single-Device AS Configuration

The four-pin interface of serial configuration devices consists of the following pins:

- Serial clock input (DCLK)
- Serial data output (DATA)
- AS data input (ASDI)
- Active-low chip select (nCS)

This four-pin interface connects to Cyclone III device family pins, as shown in [Figure 9-3](#).

**Figure 9-3.** Single-Device AS Configuration



**Notes to Figure 9-3:**

- (1) Connect the pull-up resistors to the  $V_{CCIO}$  supply of the bank in which the pin resides.
- (2) Cyclone III family devices use the ASDO -to-ASDI path to control the configuration device.
- (3) The nCEO pin is left unconnected or used as a user I/O pin when it does not feed the nCE pin of another device.
- (4) The MSEL pin settings vary for different configuration voltage standards and POR time. To connect MSEL [3 . . 0], refer to Table 9-7 on page 9-11. Connect the MSEL pins directly to  $V_{CCA}$  or GND.
- (5) These are dual-purpose I/O pins. The nCSO pin functions as FLASH\_NCE pin in AP mode. The ASDO pin functions as DATA [1] pin in other AP and FPP mode.
- (6) Connect the series resistor at the near end of the serial configuration device.

 When connecting a serial configuration device to a Cyclone III device family in the single-device AS configuration, you must connect a 25-Ω series resistor at the near end of the serial configuration device for the DATA [0]. The 25-Ω resistor in the series works to minimize the driver impedance mismatch with the board trace and reduce the overshoot seen at the Cyclone III device family DATA [0] input pin.

In a single-device AS configuration, the maximum board loading and board trace length between the supported serial configuration device and the Cyclone III device family must follow the recommendations in Table 9-9 on page 9-20.

The DCLK generated by the Cyclone III device family controls the entire configuration cycle and provides the timing for the serial interface. Cyclone III family devices use a 40-MHz internal oscillator to generate the DCLK. There are some variations in the internal oscillator frequency because of the process, voltage, and temperature conditions in Cyclone III family devices. The internal oscillator is designed to ensure that its maximum frequency is guaranteed to meet EPCS device specifications.

 EPCS1 does not support any Cyclone III family devices because of its insufficient memory capacity.

Table 9-8 shows the AS DCLK output frequency for Cyclone III family devices.

**Table 9-8.** AS DCLK Output Frequency

Oscillator	Minimum	Typical	Maximum	Unit
40 MHz	20	30	40	MHz

In AS configuration scheme, the serial configuration device latches input and control signals on the rising edge of DCLK and drives out configuration data on the falling edge. Cyclone III family devices drive out control signals on the falling edge of DCLK and latch configuration data on the falling edge of DCLK.

In configuration mode, the Cyclone III device family enables the serial configuration device by driving the nCSO output pin low, which connects to the nCS pin of the configuration device. The Cyclone III device family uses the DCLK and DATA [1] pins to send operation commands and read address signals to the serial configuration device. The configuration device provides data on its DATA pin, which connects to the DATA [0] input of the Cyclone III device family.


After all configuration bits are received by the Cyclone III device family, it releases the open-drain CONF\_DONE pin, which is pulled high by an external 10-k $\Omega$  resistor. Initialization begins only after the CONF\_DONE signal reaches a logic-high level. All AS configuration pins (DATA [0], DCLK, nCSO, and DATA [1]) have weak internal pull-up resistors that are always active. After configuration, these pins are set as input tri-stated and are driven high by the weak internal pull-up resistors. The CONF\_DONE pin must have an external 10-k $\Omega$  pull-up resistor for the device to initialize.

The timing parameters for AS mode are not listed here, because the  $t_{CF2CD}$ ,  $t_{CF2ST0}$ ,  $t_{CFG}$ ,  $t_{STATUS}$ ,  $t_{CF2ST1}$ , and  $t_{CD2UM}$  timing parameters are identical to the timing parameters for PS mode shown in [Table 9-13 on page 9-39](#).

### Multi-Device AS Configuration

You can configure multiple Cyclone III family devices using a single serial configuration device. You can cascade multiple Cyclone III family devices using the chip-enable (nCE) and chip-enable-out (nCEO) pins. The first device in the chain must have its nCE pin connected to GND. You must connect its nCEO pin to the nCE pin of the next device in the chain. Use an external 10-k $\Omega$  pull-up resistor to pull the nCEO signal high to its  $V_{CCIO}$  level to help the internal weak pull-up resistor. When the first device captures all its configuration data from the bitstream, it drives the nCEO pin low, enabling the next device in the chain. You can leave the nCEO pin of the last device unconnected or use it as a user I/O pin after configuration if the last device in the chain is a Cyclone III device family. The nCONFIG, nSTATUS, CONF\_DONE, DCLK, and DATA [0] pins of each device in the chain are connected (refer to [Figure 9-4](#)).

Figure 9-4. Multi-device AS Configuration



**Notes to Figure 9-4:**

- (1) Connect the pull-up resistors to the  $V_{CCIO}$  supply of the bank in which the pin resides.
- (2) Connect the pull-up resistor to the  $V_{CCIO}$  supply voltage of I/O bank in which the  $n_{CEO}$  pin resides.
- (3) You can leave the  $n_{CEO}$  pin unconnected or use it as a user I/O pin when it does not feed the  $n_{CE}$  pin of another device.
- (4) The MSEL pin settings vary for different configuration voltage standards and POR time. You must set the master device of the Cyclone III device family in AS mode and the slave devices in PS mode. To connect  $MSEL[3..0]$  for the master device in AS mode and slave devices in PS mode, refer to Table 9-7 on page 9-11. Connect the MSEL pins directly to  $V_{CCA}$  or GND.
- (5) These are dual-purpose I/O pins. The  $n_{CSO}$  pin functions as  $FLASH\_NCE$  pin in AP mode. The  $ASDO$  pin functions as  $DATA[1]$  pin in other AP and FPP mode.
- (6) Connect the series resistor at the near end of the serial configuration device.
- (7) Connect the repeater buffers between the master and slave devices of the Cyclone III device family for  $DATA[0]$  and  $DCLK$ . All I/O inputs must maintain a maximum AC voltage of 4.1-V. The output resistance of the repeater buffers must fit the maximum overshoot equation outlined in "Configuration and JTAG Pin I/O Requirements" on page 9-7.
- (8) The 50- $\Omega$  series resistors are optional if the 3.3-V configuration voltage standard is applied. For optimal signal integrity, connect these 50- $\Omega$  series resistors if the 2.5- or 3.0-V configuration voltage standard is applied.

The first Cyclone III device family in the chain is the configuration master and controls the configuration of the entire chain. You must connect its MSEL pins to select the AS configuration scheme. The remaining Cyclone III family devices are configuration slaves and you must connect their MSEL pins to select the PS configuration scheme. Any other Altera device that supports PS configuration can also be part of the chain as a configuration slave.

 When connecting a serial configuration device to the Cyclone III device family in multi-device AS configuration, you must connect a 25-Ω series resistor at the near end of the serial configuration device for the DATA [0].

 In multi-device AS configuration, the board trace length between the serial configuration device to the master device of the Cyclone III device family must follow the recommendations in [Table 9-9 on page 9-20](#). You must also connect the repeater buffers between the master and slave devices of the Cyclone III family devices for DATA [0] and DCLK. All I/O inputs must maintain a maximum AC voltage of 4.1 V. The output resistance of the repeater buffers must fit the maximum overshoot equation outlined in [“Configuration and JTAG Pin I/O Requirements” on page 9-7](#).

As shown in [Figure 9-4 on page 9-15](#), the nSTATUS and CONF\_DONE pins on all target devices are connected together with external pull-up resistors. These pins are open-drain bidirectional pins on the devices. When the first device asserts nCEO (after receiving all its configuration data), it releases its CONF\_DONE pin. However, the subsequent devices in the chain keep this shared CONF\_DONE line low until they receive their configuration data. When all target devices in the chain receive their configuration data and release CONF\_DONE, the pull-up resistor drives a high level on this line and all devices simultaneously enter initialization mode.

 Although you can cascade Cyclone III family devices, serial configuration devices cannot be cascaded or chained together.

If the configuration bitstream size exceeds the capacity of a serial configuration device, you must select a larger configuration device, enable the compression feature, or both. When configuring multiple devices, the size of the bitstream is the sum of the individual devices configuration bitstreams.

### Configuring Multiple Cyclone III Family Devices with the Same Design

Certain designs require you to configure multiple Cyclone III family devices with the same design through a configuration bitstream, or a .sof. You can do this through the following methods:

- Multiple SRAM Object Files
- Single SRAM Object File

 For both methods, the serial configuration devices cannot be cascaded or chained together.

### Multiple SRAM Object Files

Two copies of the **.sof** are stored in the serial configuration device. Use the first copy to configure the master device of the Cyclone III device family and the second copy to configure all remaining slave devices concurrently. All slave devices must be of the same density and package. The setup is similar to [Figure 9-4 on page 9-15](#), in which the master device is set up in AS mode and the slave devices are set up in PS mode.

To configure four identical Cyclone III family devices with the same **.sof**, you must set up the chain similar to the example shown in [Figure 9-5 on page 9-18](#). The first device is the master device and its MSEL pins must be set to select AS configuration. The other three slave devices are set up for concurrent configuration and their MSEL pins must be set to select PS configuration. The nCEO pin from the master device drives the nCE input pins on all three slave devices, as well as the DATA and DCLK pins that connect in parallel to all four devices. During the first configuration cycle, the master device reads its configuration data from the serial configuration device while holding nCEO high. After completing its configuration cycle, the master device drives nCE low and sends the second copy of the configuration data to all three slave devices, configuring them simultaneously.


The advantage of using the setup in [Figure 9-5 on page 9-18](#) is that you can have a different **.sof** for the master device. However, all the slave devices must be configured with the same **.sof**. You can either compress or uncompress the **.sof** files in this configuration method.



You can still use this method if the master and slave devices use the same **.sof**.



**Figure 9-6.** Multi-Device AS Configuration in Which Devices Receive the Same Data with a Single .sof



**Notes to Figure 9-6:**

- (1) Connect the pull-up resistors to the  $V_{CCIO}$  supply of the bank in which the pin resides.
- (2) The  $n_{CEO}$  pin is left unconnected or used as a user I/O pin when it does not feed the  $n_{CE}$  pin of another device.
- (3) The  $MSEL$  pin settings vary for different configuration voltage standards and POR time. You must set the master device of the Cyclone III device family in AS mode and the slave devices in PS mode. To connect  $MSEL[3..0]$  for the master device in AS mode and slave devices in PS mode, refer to Table 9-7 on page 9-11. Connect the  $MSEL$  pins directly to  $V_{CCA}$  or GND.
- (4) These are dual-purpose I/O pins. The  $n_{CSO}$  pin functions as  $FLASH\_NCE$  pin in AP mode. The  $ASDO$  pin functions as  $DATA[1]$  pin in other AP and FPP mode.
- (5) Connect the series resistor at the near end of the serial configuration device.
- (6) Connect the repeater buffers between the master and slave devices for  $DATA[0]$  and  $DCLK$ . All I/O inputs must maintain a maximum AC voltage of 4.1 V. The output resistance of the repeater buffers must fit the maximum overshoot equation outlined in "Configuration and JTAG Pin I/O Requirements" on page 9-7.
- (7) The 50- $\Omega$  series resistors are optional if the 3.3-V configuration voltage standard is applied. For optimal signal integrity, connect these 50- $\Omega$  series resistors if the 2.5-V or 3.0-V configuration voltage standard is applied.

In this setup, all the Cyclone III family devices in the chain are connected for concurrent configuration. This can reduce the AS configuration time because all the Cyclone III family devices are configured in one configuration cycle. Connect the  $n_{CE}$  input pins of all the Cyclone III family devices to ground. You can either leave the  $n_{CEO}$  output pins on all the Cyclone III family devices unconnected or use the  $n_{CEO}$  output pins as normal user I/O pins. The  $DATA$  and  $DCLK$  pins are connected in parallel to all the Cyclone III family devices.

Altera recommends putting a buffer before the  $DATA$  and  $DCLK$  output from the master device to avoid signal strength and signal integrity issues. The buffer must not significantly change the  $DATA$ -to- $DCLK$  relationships or delay them with respect to other AS signals ( $ASDI$  and  $n_{CS}$ ). Also, the buffer must only drive the slave devices to ensure that the timing between the master device and the serial configuration device is unaffected.

This configuration method supports both compressed and uncompressed **.sof** files. Therefore, if the configuration bitstream size exceeds the capacity of a serial configuration device, you can enable the compression feature in the **.sof** or you can select a larger serial configuration device.

### Guidelines for Connecting Serial Configuration Device to Cyclone III Device Family on AS Interface

For single- and multi-device AS configurations, the board trace length and loading between the supported serial configuration device and Cyclone III device family must follow the recommendations in [Table 9-9](#).

**Table 9-9.** Maximum Trace Length and Loading for AS Configuration

Cyclone III Device Family AS Pins	Maximum Board Trace Length from Cyclone III Device Family to Serial Configuration Device (Inches)	Maximum Board Load (pF)
DCLK	10	15
DATA [0]	10	30
nCSO	10	30
ASDO	10	30

### Estimating AS Configuration Time

AS configuration time is dominated by the time it takes to transfer data from the serial configuration device to the Cyclone III device family. This serial interface is clocked by the Cyclone III device family DCLK output (generated from an internal oscillator). [Equation 9-2](#) and [Equation 9-3](#) show the configuration time estimation for Cyclone III device family.

#### Equation 9-2.

$$\text{RBF Size} \times \left( \frac{\text{maximum DCLK period}}{1 \text{ bit}} \right) = \text{estimated maximum configuration time}$$

#### Equation 9-3.

$$3,500,000 \text{ bits} \times \left( \frac{50 \text{ ns}}{1 \text{ bit}} \right) = 175 \text{ ms}$$

To estimate the typical configuration time, use the typical DCLK period as listed in [Figure 9-7](#). With a typical DCLK period of 33.33 ns, the typical configuration time is 116.7 ms. Enabling compression reduces the amount of configuration data that is sent to the Cyclone III device family, which also reduces configuration time. On average, compression reduces configuration time by 50%.

### Programming Serial Configuration Devices

Serial configuration devices are non-volatile, flash memory-based devices. You can program these devices in-system using the USB-Blaster™ or ByteBlaster™ II download cable. Alternatively, you can program them using the Altera Programming Unit (APU), supported third-party programmers, or a microprocessor with the SRrunner software driver.

You can perform in-system programming of serial configuration devices via the AS programming interface. During in-system programming, the download cable disables device access to the AS interface by driving the `nCE` pin high. Cyclone III family devices are also held in reset by a low level on `nCONFIG`. After programming is complete, the download cable releases `nCE` and `nCONFIG`, allowing the pull-down and pull-up resistors to drive GND and  $V_{CC}$ , respectively.

To perform in-system programming of a serial configuration device via the AS programming interface, the diodes and capacitors must be placed as close as possible to the Cyclone III device family. You must ensure that the diodes and capacitors maintain a maximum AC voltage of 4.1 V (refer to [Figure 9-7](#)).


 If you wish to use the same setup shown in [Figure 9-7](#) to perform in-system programming of a serial configuration device and single- or multi-device AS configuration, you do not need a series resistor on the `DATA` line at the near end of the serial configuration device. The existing diodes and capacitors are sufficient.

Altera has developed the Serial FlashLoader (SFL), a JTAG-based in-system programming solution for Altera serial configuration devices. The SFL is a bridge design for the Cyclone III device family that uses its JTAG interface to access the EPCS JIC (JTAG Indirect Configuration Device Programming) file and then uses the AS interface to program the EPCS device. Both the JTAG interface and AS interface are bridged together inside the SFL design.

-  For more information on implementing the SFL with Cyclone III family devices, refer to [“Programming Serial Configuration Devices”](#) on page 9-20.
-  For more information on the USB-Blaster download cable, refer to the [USB-Blaster Download Cable User Guide](#). For more information on the ByteBlaster II download cable, refer to the [ByteBlaster II Download Cable User Guide](#).

Figure 9-7 shows the download cable connections to the serial configuration device.

Figure 9-7. In-System Programming of Serial Configuration Devices



**Notes to Figure 9-7:**

- (1) Connect these pull-up resistors to the  $V_{CCIO}$  supply of the bank in which the pin resides.
- (2) The  $n_{CEO}$  pin is left unconnected or used as a user I/O pin when it does not feed the  $n_{CE}$  pin of another device.
- (3) Power up the  $V_{CC}$  of the ByteBlaster II or USB-Blaster download cable with the 3.3-V supply.
- (4) The MSEL pin settings vary for different configuration voltage standards and POR time. To connect  $MSEL[3..0]$ , refer to [Table 9-7 on page 9-11](#). Connect the MSEL pins directly to  $V_{CCA}$  or ground.
- (5) These are dual-purpose I/O pins. This  $n_{CSO}$  pin functions as  $FLASH\_NCE$  pin in AP mode. The  $ASDO$  pin functions as  $DATA[1]$  pin in other AP and FPP mode.
- (6) The diodes and capacitors must be placed as close as possible to the Cyclone III device family. You must ensure that the diodes and capacitors maintain a maximum AC voltage of 4.1-V. The external diodes and capacitors are required to prevent damage to the Cyclone III device family AS configuration input pins due to possible overshoot when programming the serial configuration device using a download cable. Altera recommends using the Schottky diode, which has a relatively lower forward diode voltage (VF) than the switching and Zener diodes, for effective voltage clamping. For more information on the interface guidelines using Schottky diodes, refer to [AN 523: Cyclone III Configuration Interface Guidelines with EPCS Devices](#).
- (7) When cascading Cyclone III family devices in a multi-device AS configuration, connect the repeater buffers between the master and slave devices for  $DATA[0]$  and  $DCLK$ . All I/O inputs must maintain a maximum AC voltage of 4.1 V. The output resistance of the repeater buffers must fit the maximum overshoot equation outlined in "Configuration and JTAG Pin I/O Requirements" on page 9-7.

You can use the Quartus II software with the APU and the appropriate configuration device programming adapter to program serial configuration devices. All serial configuration devices are offered in an 8- or 16-pin small outline integrated circuit (SOIC) package.

In production environments, serial configuration devices are programmed using multiple methods. Altera programming hardware or other third-party programming hardware is used to program blank serial configuration devices before they are mounted onto PCBs. Alternatively, you can use an on-board microprocessor to program the serial configuration device in-system by porting the reference C-based SRunner software driver provided by Altera.

A serial configuration device is programmed in-system by an external microprocessor using the SRunner software driver. The SRunner software driver is a software driver developed for embedded serial configuration device programming, which is easily customized to fit in different embedded systems. The SRunner software driver is able to read a Raw Programming Data (.rpd) file and write to the serial configuration devices. The serial configuration device programming time using the SRunner software driver is comparable to the programming time with the Quartus II software.



For more information on the SRunner software driver, refer to *AN 418: SRunner: An Embedded Solution for Serial Configuration Device Programming* and the source code at the Altera website ([www.altera.com](http://www.altera.com)).

## AP Configuration (Supported Flash Memories)

AP configuration scheme is for Cyclone III devices only. In the AP configuration scheme, Cyclone III devices are configured using commodity 16-bit parallel flash memory. These external non-volatile configuration devices are industry standard microprocessor flash memories. The flash memories provide a fast interface to access configuration data. The speed-up in configuration time is mainly due to the 16-bit wide parallel data bus, which is used to retrieve data from the flash memory.

Some of the smaller Cyclone III devices or package options do not support the AP configuration scheme and do not have the `MSEL [3]` pin. [Table 9-10](#) shows the supported AP configuration scheme for each Cyclone III devices.

**Table 9-10.** Supported AP Configuration Scheme for Cyclone III Devices

Device	Package Options								
	E144	M164	Q240	F256	F324	F484	F780	U256	U484
EP3C5	—	—	—	—	—	—	—	—	—
EP3C10	—	—	—	—	—	—	—	—	—
EP3C16	—	—	—	—	—	✓	—	—	✓
EP3C25	—	—	—	—	✓	—	—	—	—
EP3C40	—	—	—	—	✓	✓	✓	—	✓
EP3C55	—	—	—	—	—	✓	✓	—	✓
EP3C80	—	—	—	—	—	✓	✓	—	✓
EP3C120	—	—	—	—	—	✓	—	—	—

During device configuration, Cyclone III devices read configuration data via the parallel interface, and configure their SRAM cells. This scheme is referred to as the AP configuration scheme because the device controls the configuration interface. This scheme contrasts with the FPP configuration scheme, where an external host controls the interface.

### AP Configuration Supported Flash Memories

The AP configuration controller in Cyclone III devices is designed to interface with the Numonyx StrataFlash® Embedded Memory P30 flash family and the Numonyx StrataFlash Embedded Memory P33 flash family, which are two industry standard flash families. Unlike serial configuration devices, both of the flash families supported in AP configuration scheme are designed to interface with microprocessors. By configuring from an industry standard microprocessor flash which allows access to the flash after entering user mode, the AP configuration scheme allows you to combine configuration data and user data (microprocessor boot code) on the same flash memory.

The Numonyx P30 flash family and the P33 flash family support a continuous synchronous burst read mode at 40 MHz DCLK frequency for reading data from the flash. Additionally, the Numonyx P30 and P33 flash families have identical pin-out and adopt similar protocols for data access.

 Cyclone III devices use a 40-MHz oscillator for the AP configuration scheme.

Table 9-11 shows the supported families of the commodity parallel flash for the AP configuration scheme.

**Table 9-11.** Supported Commodity Flash for AP Configuration Scheme for Cyclone III Devices (Note 1)

Flash Memory Density	Numonyx P30 Flash Family (2)	Numonyx P33 Flash Family (3)
64 Mbit	✓	✓
128 Mbit	✓	✓
256 Mbit	✓	✓

**Notes to Table 9-11:**

- (1) The AP configuration scheme only supports flash memory speed grades of 40 MHz and above.
- (2) 3.3-, 3.0-, 2.5-, and 1.8-V I/O options are supported for Numonyx P30 flash family.
- (3) 3.3-, 3.0- and 2.5-V I/O options are supported for Numonyx P33 flash family.

The AP configuration scheme of Cyclone III devices supports the Numonyx P30 and P33 family 64-Mbit, 128-Mbit, and 256-Mbit flash memories. Configuring Cyclone III devices from the Numonyx P30 and P33 family 512-Mbit flash memory is possible, but you must properly drive the extra address and nCS pins as required by these flash memories.

 You must refer to the respective flash data sheets to check for supported speed grades and package options. For example, the Numonyx P30 and P33 families do not support 40 MHz on the TSOP packages. Therefore, the P30 and P33 FBGA packages are supported for the AP configuration scheme while the TSOP packages are not supported.

The AP configuration scheme in Cyclone III devices supports flash speed grades of 40 MHz and above. However, AP configuration for all these speed grades must be capped at 40 MHz. The advantage of faster speed grades is realized when your design in the Cyclone III devices accesses flash memory in user mode.

 For information on the operation of the Numonyx StrataFlash Embedded Memory P30 and P33 flash memories, search for the keyword “P30” or “P33” on the Numonyx website ([www.numonyx.com](http://www.numonyx.com)) to obtain the P30 or P33 family data sheet.

### Single-Device AP Configuration

The following groups of interface pins are supported in Numonyx P30 and P33 flash memories:

- Control pins
- Address pins
- Data pins

In the AP configuration scheme, the supported parallel flash memories accept the following control signals from Cyclone III devices:


- DCLK, active-low reset (RST#)
- active-low chip enable (CE#)
- active-low output enable (OE#)
- active-low address valid (ADV#), and
- active-low write enable (WE#)

The supported parallel flash memories output a control signal (WAIT) to Cyclone III devices to indicate when synchronous data is ready on the data bus. Cyclone III devices have a 24-bit address bus connecting to the address bus (A[24 : 1]) of the flash memory. A 16-bit bidirectional data bus (DATA[15 : 0]) provides data transfer between the Cyclone III device and the flash memory.

The following are the control signals from the Cyclone III device to flash memory:

- DCLK
- nRESET
- FLASH\_nCE
- nOE
- nAVD
- nWE

The interface for the Numonyx P30 flash memory and P33 flash memory connects to Cyclone III device pins, as shown in [Figure 9-8](#).

**Figure 9-8.** Single-Device AP Configuration Using Numonyx P30 and P33 Flash Memory**Notes to Figure 9-8:**

- (1) Connect the pull-up resistors to the  $V_{CCIO}$  supply of the bank in which the pin resides.
- (2) The  $nCEO$  pin is left unconnected or used as a user I/O pin when it does not feed the  $nCE$  pin of another device.
- (3) The  $MSEL$  pin settings vary for different configuration voltage standards and POR time. To connect  $MSEL[3..0]$ , refer to [Table 9-7 on page 9-11](#). Connect the  $MSEL$  pins directly to  $V_{CCA}$  or GND.
- (4) AP configuration ignores the  $WAIT$  signal during configuration mode. However, if you are accessing flash during user mode with user logic, you can optionally use normal I/O to monitor the  $WAIT$  signal from the Numonyx P30 or P33 flash.

 In a single-device AP configuration, the maximum board loading and board trace length between supported parallel flash and Cyclone III devices must follow the recommendation in [Table 9-12 on page 9-30](#).

 If you use the AP configuration scheme for Cyclone III devices, the  $V_{CCIO}$  of I/O banks 1, 6, 7, and 8 must be 3.3, 3.0, 2.5, or 1.8 V. Altera does not recommend using the level shifter between the Numonyx P30/P33 flash and the Cyclone III device in the AP configuration scheme.

 There are no series resistors required in the AP configuration mode for Cyclone III devices when using the Numonyx flash at 2.5-/3.0-/3.3-V I/O standard. The output buffer of the Numonyx P30 IBIS model does not overshoot above 4.1 V. Thus, series resistors are not required for the 2.5-/3.0-/3.3-V AP configuration option. However, if there are any other devices sharing the same flash I/Os with Cyclone III devices, all shared pins are still subject to the 4.1-V limit and may require series resistors.

The default read mode of the supported parallel flash memory and all writes to the parallel flash memory are asynchronous. Both the parallel flash families support a synchronous read mode, with data supplied on the positive edge of  $DCLK$ .

- $nRESET$  is an active-low hard reset

- FLASH\_nCE is an active-low chip enable
- nOE is an active-low output enable for the DATA [15 . . 0] bus and WAIT pin
- nAVD is an active-low address valid signal and is used to write addresses into the flash
- nWE is an active-low write enable and is used to write data into the flash
- PADD [23 . . 0] bus is the address bus supplied to the flash
- DATA [15 . . 0] bus is a bidirectional bus used to supply and read data to and from the flash, with the flash output controlled by nOE

The serial clock (DCLK) generated by Cyclone III devices controls the entire configuration cycle and provides timing for the parallel interface. Cyclone III devices use a 40-Mhz internal oscillator to generate DCLK. The oscillator is the same oscillator used in the AS configuration scheme. The active DCLK output frequency is shown in [Table 9-8 on page 9-13](#).

### Multi-Device AP Configuration

You can configure multiple Cyclone III devices using a single parallel flash. You can cascade multiple Cyclone III devices using the chip-enable (nCE) and chip-enable-out (nCEO) pins. The first device in the chain must have its nCE pin connected to GND. You must connect its nCEO pin to the nCE pin of the next device in the chain. Use an external 10-k $\Omega$  pull-up resistor to pull the nCEO signal high to its V<sub>CCIO</sub> level to help the internal weak pull-up resistor. When the first device captures all its configuration data from the bitstream, it drives the nCEO pin low, enabling the next device in the chain. You can leave the nCEO pin of the last device unconnected or use it as a user I/O pin after configuration if the last device in the chain is a Cyclone III device. The nCONFIG, nSTATUS, CONF\_DONE, DCLK, DATA [15 . . 8], and DATA [7 . . 0] pins of each device in the chain are connected (refer to [Figure 9-9 on page 9-28](#) and [Figure 9-10 on page 9-29](#)).

The first Cyclone III device in the chain, as shown in [Figure 9-9 on page 9-28](#) and [Figure 9-10 on page 9-29](#), is the configuration master device and controls the configuration of the entire chain. You must connect its MSEL pins to select the AP configuration scheme. The remaining Cyclone III devices are used as configuration slaves. You must connect their MSEL pins to select the FPP configuration scheme. Any other Altera device that supports FPP configuration can also be part of the chain as a configuration slave.

The following configurations are the configurations for the DATA [15 . . 0] bus in a multi-device AP configuration:

- Byte-wide multi-device AP configuration
- Word-wide multi-device AP configuration





As shown in Figure 9-9 and Figure 9-10, the nSTATUS and CONF\_DONE pins on all target devices are connected together with external pull-up resistors. These pins are open-drain bidirectional pins on the devices. When the first device asserts nCEO (after receiving all its configuration data), it releases its CONF\_DONE pin. However, the subsequent devices in the chain keep this shared CONF\_DONE line low until they receive their configuration data. When all target devices in the chain receive their configuration data and release CONF\_DONE, the pull-up resistor drives a high level on this line and all devices simultaneously enter initialization mode.

### Guidelines for Connecting Parallel Flash to Cyclone III Devices for AP Interface

For single- and multi-device AP configuration, the board trace length and loading between the supported parallel flash and Cyclone III devices must follow the recommendations shown in Table 9-12. These recommendations also apply to an AP configuration with multiple bus masters.

**Table 9-12.** Maximum Trace Length and Loading for AP Configuration

Cyclone III AP Pins	Maximum Board Trace Length from Cyclone III Device to Flash Device (inches)	Maximum Board Load (pF)
DCLK	6	15
DATA [15..0]	6	30
PADD [23..0]	6	30
nRESET	6	30
Flash_nCE	6	30
nOE	6	30
nAVD	6	30
nWE	6	30
I/O (1)	6	30

**Note to Table 9-12:**

- (1) The AP configuration ignores the WAIT signal from the flash during configuration mode. However, if you are accessing flash during user mode with user logic, you can optionally use the normal I/O to monitor the WAIT signal from the Numonyx P30 or P33 flash.


### Configuring With Multiple Bus Masters

Similar to the AS configuration scheme, the AP configuration scheme supports multiple bus masters for the parallel flash. For another master to take control of the AP configuration bus, the master must assert nCONFIG low for at least 500 ns to reset the master Cyclone III device and override the weak 10 kΩ pull-down resistor on the nCE pin. This resets the master Cyclone III device and causes it to tri-state its AP configuration bus. The other master then takes control of the AP configuration bus. After the other master is done, it releases the AP configuration bus, then releases the nCE pin, and finally pulses nCONFIG low to restart the configuration.

In the AP configuration scheme, multiple masters share the parallel flash. Similar to the AS configuration scheme, the bus control is negotiated by the nCE pin.

Figure 9-11 shows the AP configuration with multiple bus masters.

Figure 9-11. AP Configuration with Multiple Bus Masters




Notes to Figure 9-11:

- (1) Connect the pull-up resistors to the  $V_{CCIO}$  supply of the bank in which the pin resides.
- (2) The  $nCEO$  pin is left unconnected or used as a user I/O pin when it does not feed the  $nCE$  pin of another device.
- (3) The MSEL pin settings vary for different configuration voltage standards and POR time. To connect MSEL [3..0], refer to Table 9-7 on page 9-11. Connect the MSEL pins directly to  $V_{CCA}$  or GND.
- (4) The AP configuration ignores the WAIT signal during configuration mode. However, if you are accessing flash during user mode with user logic, you can optionally use the normal I/O to monitor the WAIT signal from the Numonyx P30 or P33 flash.
- (5) When cascading Cyclone III devices in a multi-device AP configuration, connect the repeater buffers between the master device and slave devices for DATA [15..0] and DCLK. All I/O inputs must maintain a maximum AC voltage of 4.1 V. The output resistance of the repeater buffers must fit the maximum overshoot equation outlined in "Configuration and JTAG Pin I/O Requirements" on page 9-7.
- (6) The other master device must fit the maximum overshoot equation outlined in "Configuration and JTAG Pin I/O Requirements" on page 9-7.
- (7) The other master device can pulse nCONFIG if it is under system control rather than tied to  $V_{CCIO}$ .

Figure 9-12 shows the recommended balanced star routing for multiple bus master interfaces to minimize signal integrity issue.

**Figure 9-12.** Balanced Star Routing



**Notes to Figure 9-12:**

- (1) Altera does not recommend  $M$  to exceed 6 inches as per Table 9-12 on page 9-30.
- (2) Altera recommends using a balanced star routing. Try to keep the  $N$  length equal and as short as possible to minimize reflection noise from the transmission line. The  $M$  length is applicable for this setup.

### Estimating AP Configuration Time

AP configuration time is dominated by the time it takes to transfer data from the parallel flash to Cyclone III devices. This parallel interface is clocked by the Cyclone III DCLK output (generated from an internal oscillator). As listed in Table 9-8 on page 9-13, the DCLK minimum frequency when using the 40-MHz oscillator is 20 MHz (50 ns). In word-wide cascade programming, the DATA [15 . . 0] bus transfers a 16-bit word and essentially cuts configuration time to approximately 1/16 that of the AS configuration time. Therefore, the maximum configuration time estimation for an EP3C40 device (9,600,000 bits of uncompressed data) is:

**Equation 9-4.**

$$\text{RBF Size} \times \left( \frac{\text{maximum DCLK period}}{16 \text{ bits per DCLK cycle}} \right) = \text{estimated maximum configuration time}$$

**Equation 9-5.**

$$9,600,000 \text{ bits} \times \left( \frac{50 \text{ ns}}{16 \text{ bits}} \right) = 30 \text{ ms}$$

To estimate a typical configuration time, use the typical DCLK period listed in Table 9-8 on page 9-13. With a typical DCLK period of 33.33 ns, the typical configuration time is 20 ms.

## Programming Parallel Flash Memories

Supported parallel flash memories are external non-volatile configuration devices. They are industry standard microprocessor flash memories. For more information on the supported families for the commodity parallel flash, refer to [Table 9-11 on page 9-24](#)).

Cyclone III devices in a single-device chain or in a multiple-device chain support in-system programming of a parallel flash using the JTAG interface via the flash loader megafunction. The board intelligent host or download cable uses the four JTAG pins on Cyclone III devices to program the parallel flash in system, even if the host or download cable cannot access the configuration pins of the parallel flash.




For more information on using the JTAG pins on Cyclone III devices to program the parallel flash in-system, refer to [AN 478: Using FPGA-Based Parallel Flash Loader \(PFL\) with the Quartus II Software](#).

In the AP configuration scheme, the default configuration boot address is 0x010000 when represented in 16-bit word addressing in the supported parallel flash memory (refer to [Figure 9-13](#)). In the Quartus II software, the default configuration boot address is 0x020000 because it is represented in 8-bit byte addressing. Cyclone III devices configure from word address 0x010000, which is equivalent to byte address 0x020000.



The Quartus II software uses byte addressing for the default configuration boot address. You must set the start address field to 0x020000.

The default configuration boot address allows the system to use special parameter blocks in the flash memory map. Parameter blocks are at the top or bottom of the memory map. The configuration boot address in the AP configuration scheme is shown in [Figure 9-13](#). You can change the default configuration default boot address 0x010000 to any desired address using the `APFC_BOOT_ADDR` JTAG instruction. For more information on the `APFC_BOOT_ADDR` JTAG instruction, refer to [“JTAG Instructions” on page 9-61](#).

**Figure 9-13.** Configuration Boot Address in AP Flash Memory Map**Note to Figure 9-13:**

(1) The default configuration boot address is x010000 when represented in 16-bit word addressing.

## PS Configuration

You can perform PS configuration on Cyclone III family devices with an external intelligent host, such as a MAX II device, microprocessor with flash memory, or a download cable. In the PS scheme, an external host controls the configuration. Configuration data is clocked into the target Cyclone III device family via the DATA [0] pin at each rising edge of DCLK.

If your system already contains a common flash interface (CFI) flash memory, you can use it for the Cyclone III device family configuration storage as well. The MAX II PFL feature provides an efficient method to program CFI flash memory devices through the JTAG interface and provides the logic to control the configuration from the flash memory device to the Cyclone III device family. Both PS and FPP configuration schemes are supported using this PFL feature.

 For more information on the PFL, refer to *AN 386: Using the Parallel Flash Loader with the Quartus II Software*.


 Cyclone III family devices do not support enhanced configuration devices for PS or FPP configuration.

## PS Configuration Using an External Host

In the PS configuration scheme, you can use an intelligent host such as MAX II or microprocessor that controls the transfer of configuration data from a storage device, such as flash memory, to the target Cyclone III device family. You can store the configuration data in **.rbf**, **.hex**, or **.ttf** format.

Figure 9-14 shows the configuration interface connections between a Cyclone III device family and an external host device for single-device configuration.

**Figure 9-14.** Single-Device PS Configuration Using an External Host



### Notes to Figure 9-14:

- (1) Connect the pull-up resistor to a supply that provides an acceptable input signal for the device.  $V_{CC}$  must be high enough to meet the  $V_{IH}$  specification of the I/O on the device and the external host.
- (2) The  $n_{CEO}$  pin is left unconnected or used as a user I/O pin when it does not feed the  $n_{CE}$  pin of another device.
- (3) The MSEL pin settings vary for different configuration voltage standards and POR time. To connect MSEL [3 . . 0] , refer to Table 9-7 on page 9-11. Connect the MSEL pins directly to  $V_{CCA}$  or ground.
- (4) All I/O inputs must maintain a maximum AC voltage of 4.1-V. DATA [0] and DCLK must fit the maximum overshoot equation outlined in “Configuration and JTAG Pin I/O Requirements” on page 9-7.

To begin configuration, the external host device must generate a low-to-high transition on the  $n_{CONFIG}$  pin. When  $n_{STATUS}$  is pulled high, the external host device must place the configuration data one bit at a time on the DATA [0] pin. If you are using configuration data in **.rbf**, **.ttf**, or **.hex** file, you must first send the LSB of each data byte. For example, if the **.rbf** contains the byte sequence 02 1B EE 01 FA, the serial bitstream you must send to the device is:

0100-0000 1101-1000 0111-0111 1000-0000 0101-1111

Cyclone III family devices receive configuration data on the DATA [0] pin and the clock is received on the DCLK pin. Data is latched into the device on the rising edge of DCLK. Data is continuously clocked into the target device until CONF\_DONE goes high and the device enters initialization state.



Two DCLK falling edges are required after CONF\_DONE goes high to begin the initialization of the device.

The INIT\_DONE pin is released and pulled high when initialization is complete. The external host device must be able to detect this low-to-high transition which signals the device has entered user mode. When initialization is complete, the device enters user mode. In user mode, the user I/O pins no longer have weak pull-up resistors and function as assigned in your design.

To ensure DCLK and DATA [0] are not left floating at the end of configuration, the MAX II device must drive them either high or low, whichever is convenient on your board. The DATA [0] pin is available as a user I/O pin after configuration. When you choose the PS scheme in the Quartus II software, the DATA [0] pin is tristated by default in user mode, and must be driven by the external host device. To change this default option in the Quartus II software, select the **Dual-Purpose Pins** tab of the **Device and Pin Options** dialog box.


The configuration clock (DCLK) speed must be below the specified system frequency to ensure correct configuration (refer to [Figure 9-19](#)). No maximum DCLK period exists, which means you can pause configuration by halting DCLK for an indefinite amount of time.

If configuration error occurs during configuration and the **Auto-restart configuration after error** option is turned on, the Cyclone III device family releases nSTATUS after a reset time-out period (maximum of 230  $\mu$ s). After nSTATUS is released and pulled high by a pull-up resistor, the external host device tries to reconfigure the target device without needing to pulse nCONFIG low. If this option is turned off, the external host device must generate a low-to-high transition (with a low pulse of at least 500 ns) on nCONFIG to restart the configuration process.

The external host device can also monitor the CONF\_DONE and INIT\_DONE pins to ensure successful configuration. The CONF\_DONE pin must be monitored by the external device to detect errors and to determine when the programming is complete. If all configuration data is sent, but CONF\_DONE or INIT\_DONE has not gone high, the external device must reconfigure the target device.

[Figure 9-15](#) shows how to configure multiple devices using an external host device. This circuit is similar to the PS configuration circuit for a single device, except that Cyclone III family devices are cascaded for multi-device configuration.

**Figure 9-15.** Multi-Device PS Configuration Using an External Host



**Notes to Figure 9-15:**

- (1) The pull-up resistor must be connected to a supply that provides an acceptable input signal for all devices in the chain.  $V_{CC}$  must be high enough to meet the  $V_{IH}$  specification of the I/O on the device and the external host.
- (2) Connect the pull-up resistor to the  $V_{CCIO}$  supply voltage of the I/O bank in which the  $nCE$  pin resides.
- (3) The  $nCEO$  pin is left unconnected or used as a user I/O pin when it does not feed the  $nCE$  pin of another device.
- (4) The  $MSEL$  pin settings vary for different configuration voltage standards and POR time. To connect  $MSEL[3..0]$ , refer to Table 9-7 on page 9-11. Connect the  $MSEL$  pins directly to  $V_{CCA}$  or ground.
- (5) All I/O inputs must maintain a maximum AC voltage of 4.1 V.  $DATA[0]$  and  $DCLK$  must fit the maximum overshoot equation outlined in "Configuration and JTAG Pin I/O Requirements" on page 9-7.


In a multi-device PS configuration, the  $nCE$  pin of the first device is connected to GND while its  $nCEO$  pin is connected to  $nCE$  of the next device in the chain. The  $nCE$  input of the last device comes from the previous device, while its  $nCEO$  pin is left floating. After the first device completes configuration in a multi-device configuration chain, its  $nCEO$  pin drives low to activate the  $nCE$  pin of the second device, which prompts the second device to begin configuration. The second device in the chain begins configuration in one clock cycle. Therefore, the transfer of data destinations is transparent to the external host device. All other configuration pins ( $nCONFIG$ ,  $nSTATUS$ ,  $DCLK$ ,  $DATA[0]$ , and  $CONF\_DONE$ ) are connected to every device in the chain. Configuration signals can require buffering to ensure signal integrity and prevent clock skew problems. Ensure that the  $DCLK$  and  $DATA$  lines are buffered. Because all device  $CONF\_DONE$  pins are tied together, all devices initialize and enter user mode at the same time.

If any device detects an error, configuration stops for the entire chain and the entire chain must be reconfigured because all  $nSTATUS$  and  $CONF\_DONE$  pins are tied together. For example, if the first device flags an error on  $nSTATUS$ , it resets the chain by pulling its  $nSTATUS$  pin low. This behavior is similar to a single device detecting an error.

You can have multiple devices that contain the same configuration data in your system. To support this configuration scheme, all device  $nCE$  inputs are tied to GND, while  $nCEO$  pins are left floating. All other configuration pins ( $nCONFIG$ ,  $nSTATUS$ ,  $DCLK$ ,  $DATA[0]$ , and  $CONF\_DONE$ ) are connected to every device in the chain. Configuration signals can require buffering to ensure signal integrity and prevent clock skew problems. Ensure that the  $DCLK$  and  $DATA$  lines are buffered. Devices must be of the same density and package. All devices start and complete configuration at the same time.

Figure 9-16 shows multi-device PS configuration when both Cyclone III family devices are receiving the same configuration data.

**Figure 9-16.** Multi-Device PS Configuration When Both Devices Receive the Same Data



**Notes to Figure 9-16:**


- (1) The pull-up resistor must be connected to a supply that provides an acceptable input signal for all devices in the chain.  $V_{CC}$  must be high enough to meet the  $V_{IH}$  specification of the I/O on the device and the external host.
- (2) The  $nCEO$  pins of both devices are left unconnected or used as user I/O pins when configuring the same configuration data into multiple devices.
- (3) The MSEL pin settings vary for different configuration voltage standards and POR time. To connect MSEL [3 . . 0], refer to Table 9-7 on page 9-11. Connect the MSEL pins directly to  $V_{CCA}$  or ground.
- (4) All I/O inputs must maintain a maximum AC voltage of 4.1-V.  $DATA[0]$  and  $DCLK$  must fit the maximum overshoot equation outlined in "Configuration and JTAG Pin I/O Requirements" on page 9-7.

### PS Configuration Timing

A PS configuration must meet the setup and hold timing parameters and the maximum clock frequency. When using a microprocessor or another intelligent host to control the PS interface, ensure that you meet these timing requirements.

Figure 9-17 shows the timing waveform for PS configuration when using an external host device as an external host.

**Figure 9-17.** PS Configuration Timing Waveform (Note 1)



**Notes to Figure 9-17:**

- (1) The beginning of this waveform shows the device in user mode. In user mode, **nCONFIG**, **nSTATUS**, and **CONF\_DONE** are at logic-high levels. When **nCONFIG** is pulled low, a reconfiguration cycle begins.
- (2) Upon power-up, the Cyclone III device family holds **nSTATUS** low during POR delay.
- (3) Upon power-up, before and during configuration, **CONF\_DONE** is low.
- (4) In user mode, drive **DCLK** either high or low when using the PS configuration scheme, whichever is more convenient. When using the AS configuration scheme, **DCLK** is a Cyclone III device family output pin and should not be driven externally.
- (5) Do not leave the **DATA [0]** pin floating after configuration. Drive it high or low, whichever is more convenient.

Table 9-13 defines the PS configuration timing parameters for Cyclone III family devices.

**Table 9-13.** PS Configuration Timing Parameters for Cyclone III Family Devices (Note 1) (Part 1 of 2)

Symbol	Parameter	Minimum	Maximum	Unit
$t_{CF2CD}$	nCONFIG low to CONF_DONE low	—	500	ns
$t_{CF2ST0}$	nCONFIG low to nSTATUS low	—	500	ns
$t_{CFG}$	nCONFIG low pulse width	500	—	ns
$t_{STATUS}$	nSTATUS low pulse width	45	230 (2)	$\mu$ s
$t_{CF2ST1}$	nCONFIG high to nSTATUS high	—	230 (2)	$\mu$ s
$t_{CF2CK}$	nCONFIG high to first rising edge on DCLK	230 (2)	—	$\mu$ s
$t_{ST2CK}$	nSTATUS high to first rising edge of DCLK	2	—	$\mu$ s
$t_{DSU}$	Data setup time before rising edge on DCLK	5	—	ns
$t_{DH}$	Data hold time after rising edge on DCLK	0	—	ns
$t_{CH}$	DCLK high time	3.2	—	ns
$t_{CL}$	DCLK low time	3.2	—	ns
$t_{CLK}$	DCLK period	7.5	—	ns
$f_{MAX}$	DCLK frequency	—	100 (4)	MHz
$t_{CD2UM}$	CONF_DONE high to user mode (3)	300	650	$\mu$ s
$t_{CD2CU}$	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	—	—

**Table 9-13.** PS Configuration Timing Parameters for Cyclone III Family Devices (*Note 1*) (Part 2 of 2)

Symbol	Parameter	Minimum	Maximum	Unit
$t_{CD2UMC}$	CONF_DONE high to user mode with <b>CLKUSR</b> option on	$t_{CD2CU} + (3,187 \times \text{CLKUSR period})$	—	—

**Notes to Table 9-13:**

- (1) This information is preliminary.
- (2) This value is applicable if you do not delay configuration by extending the `nCONFIG` or `nSTATUS` low pulse width.
- (3) The minimum and maximum numbers apply only if the internal oscillator is chosen as the clock source for starting the device.
- (4) Cyclone III devices can support a `DCLK fMAX` of 133 MHz. Cyclone III LS devices can support a `DCLK fMAX` of 100 MHz.

**PS Configuration Using a Download Cable**

In this section, the generic term "download cable" includes the Altera USB-Blaster universal serial bus (USB) port download cable, MasterBlaster™ serial/USB communications cable, ByteBlaster II parallel port download cable, the ByteBlasterMV™ parallel port download cable, and the Ethernet-Blaster communications cable.


In PS configuration with a download cable, an intelligent host (such as a PC) transfers data from a storage device to the device via the download cable.

The programming hardware or download cable then places the configuration data one bit at a time on the `DATA [0]` pin of the device. The configuration data is clocked into the target device until `CONF_DONE` goes high. The `CONF_DONE` pin must have an external 10-kΩ pull-up resistor for the device to initialize.

When you use a download cable, setting the **Auto-restart configuration after error** option does not affect the configuration cycle because you must manually restart configuration in the Quartus II software when an error occurs. Additionally, the **Enable user-supplied start-up clock (CLKUSR)** option has no effect on the device initialization because this option is disabled in the `.sof` when programming the device using the Quartus II programmer and download cable. Therefore, if you turn on the **CLKUSR** option, you do not need to provide a clock on `CLKUSR` when you are configuring the device with the Quartus II programmer and a download cable.

**Figure 9-18** shows PS configuration for Cyclone III family devices using a download cable.

**Figure 9-18.** PS Configuration Using a USB-Blaster, MasterBlaster, ByteBlaster II, or ByteBlasterMV Cable




**Notes to Figure 9-18:**

- (1) The pull-up resistor must be connected to the same supply voltage as the  $V_{CCA}$  supply.
- (2) The pull-up resistors on  $DATA[0]$  and  $DCLK$  are only needed if the download cable is the only configuration scheme used on your board. This is to ensure that  $DATA[0]$  and  $DCLK$  are not left floating after configuration. For example, if you are also using a configuration device, the pull-up resistors on  $DATA[0]$  and  $DCLK$  are not needed.
- (3) Pin 6 of the header is a  $V_{IO}$  reference voltage for the MasterBlaster output driver.  $V_{IO}$  must match the  $V_{CCA}$  of the device. For this value, refer to the *MasterBlaster Serial/USB Communications Cable User Guide*. In USB Blaster, ByteBlaster II, ByteBlaster MV, and Ethernet Blaster, this pin is a no connect.
- (4) The  $nCEO$  pin is left unconnected or used as a user I/O pin when it does not feed the  $nCE$  pin of another device.
- (5) The  $MSEL$  pin settings vary for different configuration voltage standards and POR time. To connect  $MSEL[3..0]$ , refer to Table 9-7 on page 9-11 for PS configuration schemes. Connect the  $MSEL$  pins directly to  $V_{CCA}$  or GND.
- (6) Power up the  $V_{CC}$  of the ByteBlaster II, USB-Blaster, or ByteBlasterMV cable with a 2.5- V supply from  $V_{CCA}$ . Third-party programmers must switch to 2.5 V. Pin 4 of the header is a  $V_{CC}$  power supply for the MasterBlaster cable. The MasterBlaster cable can receive power from either 5.0- or 3.3-V circuit boards, DC power supply, or 5.0 V from the USB cable. For this value, refer to the *MasterBlaster Serial/USB Communications Cable User Guide*.

You can use a download cable to configure multiple Cyclone III family devices by connecting the  $nCEO$  pin of each device to the  $nCE$  pin of the subsequent device. The  $nCE$  pin of the first device is connected to GND while its  $nCEO$  pin is connected to the  $nCE$  of the next device in the chain. The  $nCE$  input of the last device comes from the previous device, while its  $nCEO$  pin is left floating. All other configuration pins,  $nCONFIG$ ,  $nSTATUS$ ,  $DCLK$ ,  $DATA[0]$ , and  $CONF\_DONE$  are connected to every device in the chain. Because all  $CONF\_DONE$  pins are tied together, all devices in the chain initialize and enter user mode at the same time.

In addition, the entire chain halts configuration if any device detects an error because the  $nSTATUS$  pins are tied together. The **Auto-restart configuration after error** option does not affect the configuration cycle because you must manually restart configuration in the Quartus II software when an error occurs. Figure 9-19 shows PS configuration in the Quartus II software when an error occurs. Figure 9-19 shows PS configuration for multi Cyclone III family devices using a MasterBlaster, USB-Blaster, ByteBlaster II, or ByteBlasterMV cable.

**Figure 9-19.** Multi-Device PS Configuration Using a USB-Blaster, MasterBlaster, ByteBlaster II, or ByteBlasterMV Cable**Notes to Figure 9-19:**

- (1) The pull-up resistor must be connected to the same supply voltage as the  $V_{CCA}$  supply.
- (2) The pull-up resistors on  $DATA[0]$  and  $DCLK$  are only needed if the download cable is the only configuration scheme used on your board. This is to ensure that  $DATA[0]$  and  $DCLK$  are not left floating after configuration. For example, if you are also using a configuration device, the pull-up resistors on  $DATA[0]$  and  $DCLK$  are not needed.
- (3) Pin 6 of the header is a  $V_{IO}$  reference voltage for the MasterBlaster output driver.  $V_{IO}$  must match the  $V_{CCA}$  of the device. For this value, refer to the *MasterBlaster Serial/USB Communications Cable User Guide*. In ByteBlasterMV, this pin is a no connect. In USB-Blaster, ByteBlaster II, and Ethernet Blaster, this pin is connected to  $nCE$  when it is used for AS programming. Otherwise, it is a no connect.
- (4) Connect the pull-up resistor to the  $V_{CCIO}$  supply voltage of the I/O bank in which the  $nCE$  pin resides.
- (5) The  $nCEO$  pin of the last device in the chain is left unconnected or used as a user I/O pin.
- (6) The  $MSEL$  pin settings vary for different configuration voltage standards and POR time. To connect  $MSEL[3..0]$  for PS configuration schemes, refer to [Table 9-7 on page 9-11](#). Connect the  $MSEL$  pins directly to  $V_{CCA}$  or GND.
- (7) Power up the  $V_{CC}$  of the ByteBlaster II, USB-Blaster, or ByteBlasterMV cable with a 2.5-V supply from  $V_{CCA}$ . Third-party programmers must switch to 2.5 V. Pin 4 of the header is a  $V_{CC}$  power supply for the MasterBlaster cable. The MasterBlaster cable can receive power from either 5.0- or 3.3-V circuit boards, DC power supply, or 5.0 V from the USB cable. For this value, refer to the *MasterBlaster Serial/USB Communications Cable User Guide*.

## FPP Configuration

The FPP configuration in Cyclone III family devices is designed to meet the increasing demand for faster configuration time. Cyclone III family devices are designed with the capability of receiving byte-wide configuration data per clock cycle.

You can perform FPP configuration of Cyclone III family devices with an intelligent host, such as a MAX II device or microprocessor with flash memory. If your system already contains a CFI flash memory, you can use it for the Cyclone III device family configuration storage as well. The MAX II PFL feature in MAX II devices provides an efficient method to program CFI flash memory devices through the JTAG interface and the logic to control configuration from the flash memory device to the Cyclone III device family. Both PS and FPP configuration schemes are supported using this PFL feature.

 For more information on the PFL, refer to *AN 386: Using the Parallel Flash Loader with the Quartus II Software*.


 Cyclone III family devices do not support enhanced configuration devices for PS or FPP configuration.

 FPP configuration is not supported in E144 package of Cyclone III devices.

### FPP Configuration Using an External Host

FPP configuration using an external host provides a fast method to configure Cyclone III family devices. In the FPP configuration scheme, you can use an external host device to control the transfer of configuration data from a storage device, such as flash memory, to the target Cyclone III device family. You can store configuration data in either an *.rbf*, *.hex*, or *.ttf* format. When using the external host, a design that controls the configuration process, such as fetching the data from flash memory and sending it to the device, must be stored in the external host device. Figure 9-20 shows the configuration interface connections between the Cyclone III device family and an external device for single-device configuration.

**Figure 9-20.** Single-Device FPP Configuration Using an External Host



#### Notes to Figure 9-20:

- (1) Connect the pull-up resistor to a supply that provides an acceptable input signal for the device.  $V_{CC}$  must be high enough to meet the  $V_{IH}$  specification of the I/O on the device and the external host.
- (2) The  $n_{CEO}$  pin is left unconnected or used as a user I/O pin when it does not feed the  $n_{CE}$  pin of another device.
- (3) The  $n_{MSEL}$  pin settings vary for different configuration voltage standards and POR time. To connect  $n_{MSEL}[3..0]$ , refer to Table 9-7 on page 9-11. Connect the  $n_{MSEL}$  pins directly to  $V_{CCA}$  or GND.
- (4) All I/O inputs must maintain a maximum AC voltage of 4.1 V.  $n_{DATA}[7..0]$  and  $n_{DCLK}$  must fit the maximum overshoot equation outlined in "Configuration and JTAG Pin I/O Requirements" on page 9-7.

After `nSTATUS` is released, the device is ready to receive configuration data and the configuration stage begins. When `nSTATUS` is pulled high, the external host device places the configuration data one byte at a time on the `DATA [7..0]` pins.

Cyclone III family devices receive configuration data on the `DATA [7..0]` pins and the clock is received on the `DCLK` pin. Data is latched into the device on the rising edge of `DCLK`. Data is continuously clocked into the target device until `CONF_DONE` goes high. The `CONF_DONE` pin goes high one byte early in FPP configuration mode. The last byte is required for serial configuration (AS and PS) modes.



Two `DCLK` falling edges are required after `CONF_DONE` goes high to begin the initialization of the device.

Supplying a clock on `CLKUSR` does not affect the configuration process. After the `CONF_DONE` pin goes high, `CLKUSR` is enabled after the time specified as  $t_{CD2CU}$ . After this time period elapses, Cyclone III family devices require 3,187 clock cycles to initialize properly and enter user mode. For more information on the supported `CLKUSR`  $f_{MAX}$  value for Cyclone III family devices, refer to [Table 9-14 on page 9-47](#).

The `INIT_DONE` pin is released and pulled high when initialization is complete. The external host device must be able to detect this low-to-high transition which signals the device has entered user mode. When initialization is complete, the device enters user mode. In user mode, the user I/O pins no longer have weak pull-up resistors and function as assigned in your design.


To ensure that `DCLK` and `DATA [0]` are not left floating at the end of the configuration, the MAX II device must drive them either high or low, whichever is convenient on your board. The `DATA [0]` pin is available as a user I/O pin after configuration. When you choose the FPP scheme in the Quartus II software, the `DATA [0]` pin is tri-stated by default in user mode and must be driven by the external host device. To change this default option in the Quartus II software, select the **Dual-Purpose Pins** tab of the **Device and Pin Options** dialog box.

The `DCLK` speed must be below the specified system frequency to ensure correct configuration. No maximum `DCLK` period exists, which means you can pause configuration by halting `DCLK` for an indefinite amount of time.

If configuration error occurs during configuration and the **Auto-restart configuration after error** option is turned on, the Cyclone III device family releases `nSTATUS` after a reset time-out period (maximum of 230  $\mu$ s). After `nSTATUS` is released and pulled high by a pull-up resistor, the external host device can try to reconfigure the target device without needing to pulse `nCONFIG` low. If this option is turned off, the external host device must generate a low-to-high transition (with a low pulse of at least 500 ns) on `nCONFIG` to restart the configuration process.

The external host device can also monitor the `CONF_DONE` and `INIT_DONE` pins to ensure successful configuration. The `CONF_DONE` pin must be monitored by the external device to detect errors and to determine when the programming is complete. If all configuration data is sent but `CONF_DONE` or `INIT_DONE` has not gone high, the external device must reconfigure the target device.

[Figure 9-21](#) shows how to configure multiple devices using a MAX II device. This circuit is similar to the FPP configuration circuit for a single device, except Cyclone III family devices are cascaded for multi-device configuration.


**Figure 9-21.** Multi-Device FPP Configuration Using an External Host**Notes to Figure 9-21:**

- (1) The pull-up resistor must be connected to a supply that provides an acceptable input signal for all devices in the chain.  $V_{CC}$  must be high enough to meet the  $V_{IH}$  specification of the I/O on the device and the external host.
- (2) Connect the pull-up resistor to the  $V_{CCIO}$  supply voltage of I/O bank in which the  $nCE$  pin resides.
- (3) The  $nCEO$  pin is left unconnected or used as a user I/O pin when it does not feed the  $nCE$  pin of another device.
- (4) The MSEL pin settings vary for different configuration voltage standards and POR time. To connect MSEL [3 . . 0], refer to Table 9-7 on page 9-11. Connect the MSEL pins directly to  $V_{CCA}$  or ground.
- (5) All I/O inputs must maintain a maximum AC voltage of 4.1 V. DATA [7 . . 0] and DCLK must fit the maximum overshoot equation outlined in "Configuration and JTAG Pin I/O Requirements" on page 9-7.

In a multi-device FPP configuration, the  $nCE$  pin of the first device is connected to GND while its  $nCEO$  pin is connected to the  $nCE$  pin of the next device in the chain. The  $nCE$  input of the last device comes from the previous device, while its  $nCEO$  pin is left floating. After the first device completes configuration in a multi-device configuration chain, its  $nCEO$  pin drives low to activate the  $nCE$  pin of the second last device, which prompts the second device to begin configuration. The second device in the chain begins configuration in one clock cycle; therefore, the transfer of data destinations is transparent to the MAX II device. All other configuration pins ( $nCONFIG$ ,  $nSTATUS$ ,  $DCLK$ ,  $DATA [7 . . 0]$ , and  $CONF\_DONE$ ) are connected to every device in the chain. The configuration signals may require buffering to ensure signal integrity and prevent clock skew problems. Ensure that the  $DCLK$  and  $DATA$  lines are buffered. All devices initialize and enter user mode at the same time because all device  $CONF\_DONE$  pins are tied together.

All  $nSTATUS$  and  $CONF\_DONE$  pins are tied together and if any device detects an error, configuration stops for the entire chain and the entire chain must be reconfigured. For example, if the first device flags an error on  $nSTATUS$ , it resets the chain by pulling its  $nSTATUS$  pin low. This behavior is similar to a single device detecting an error.

If a system has multiple devices that contain the same configuration data, tie all device  $nCE$  inputs to GND, and leave  $nCEO$  pins floating. All other configuration pins ( $nCONFIG$ ,  $nSTATUS$ ,  $DCLK$ ,  $DATA [7 . . 0]$ , and  $CONF\_DONE$ ) are connected to every device in the chain. Configuration signals can require buffering to ensure signal integrity and prevent clock skew problems. Ensure that the  $DCLK$  and  $DATA$  lines are buffered. Devices must be of the same density and package. All devices start and complete configuration at the same time. Figure 9-22 shows multi-device FPP configuration when both Cyclone III family devices are receiving the same configuration data.

**Figure 9-22.** Multi-Device FPP Configuration Using an External Host When Both Devices Receive the Same Data**Notes to Figure 9-22:**

- (1) The pull-up resistor must be connected to a supply that provides an acceptable input signal for all devices in the chain.  $V_{CC}$  must be high enough to meet the  $V_{IH}$  specification of the I/O on the device and the external host.
- (2) The  $n_{CEO}$  pins of both devices are left unconnected or used as user I/O pins when configuring the same configuration data into multiple devices.
- (3) The MSEL pin settings vary for different configuration voltage standards and POR time. To connect  $MSEL[3..0]$ , refer to Table 9-7 on page 9-11. Connect the MSEL pins directly to  $V_{CCA}$  or GND.
- (4) All I/O inputs must maintain a maximum AC voltage of 4.1 V.  $DATA[7..0]$  and  $DCLK$  must fit the maximum overshoot equation outlined in "Configuration and JTAG Pin I/O Requirements" on page 9-7.


You can use a single configuration chain to configure Cyclone III family devices with other Altera devices that support FPP configuration. To ensure that all devices in the chain complete configuration at the same time or that an error flagged by one device starts reconfiguration in all devices, tie all the device  $CONF\_DONE$  and  $nSTATUS$  pins together.

 For more information on configuring multiple Altera devices in the same configuration chain, refer to *Configuring Mixed Altera FPGA Chains* in volume 2 of the *Configuration Handbook*.

## FPP Configuration Timing

Figure 9-23 shows the timing waveform for FPP configuration when using an external host.

**Figure 9-23.** FPP Configuration Timing Waveform (Note 1)



### Notes to Figure 9-23:

- (1) The beginning of this waveform shows the device in user mode. In user mode, **nCONFIG**, **nSTATUS**, and **CONF\_DONE** are at logic-high levels. When **nCONFIG** is pulled low, a reconfiguration cycle begins.
- (2) Upon power-up, the Cyclone III device family holds **nSTATUS** low during POR delay.
- (3) Upon power-up, before and during configuration, **CONF\_DONE** is low.
- (4) Do not leave **DCLK** floating after configuration. It must be driven high or low, whichever is more convenient.
- (5) **DATA[7..0]** is available as user I/O pin after configuration; the state of the pin depends on the dual-purpose pin settings.

Table 9-14 defines the FPP configuration timing parameters for Cyclone III family devices.

**Table 9-14.** FPP Timing Parameters for Cyclone III Family Devices (Note 1) (Part 1 of 2)

Symbol	Parameter	Minimum	Maximum	Unit
$t_{CF2CD}$	nCONFIG low to CONF_DONE low	—	500	ns
$t_{CF2ST0}$	nCONFIG low to nSTATUS low	—	500	ns
$t_{CFG}$	nCONFIG low pulse width	500	—	ns
$t_{STATUS}$	nSTATUS low pulse width	45	230 (2)	$\mu$ s
$t_{CF2ST1}$	nCONFIG high to nSTATUS high	—	230 (2)	$\mu$ s
$t_{CF2CK}$	nCONFIG high to first rising edge on DCLK	230 (2)	—	$\mu$ s
$t_{ST2CK}$	nSTATUS high to first rising edge of DCLK	2	—	$\mu$ s
$t_{DSU}$	DATA setup time before rising edge on DCLK	5	—	ns
$t_{DH}$	DATA hold time after rising edge on DCLK	0	—	ns
$t_{CH}$	DCLK high time	3.2	—	ns
$t_{CL}$	DCLK low time	3.2	—	ns
$t_{CLK}$	DCLK period	7.5	—	ns
$f_{MAX}$	DCLK frequency	—	100 (4)	MHz

**Table 9-14.** FPP Timing Parameters for Cyclone III Family Devices (Note 1) (Part 2 of 2)

Symbol	Parameter	Minimum	Maximum	Unit
$t_{CD2UM}$	CONF_DONE high to user mode (3)	300	650	$\mu$ S
$t_{CD2CU}$	CONF_DONE high to CLKUSR enabled	$4 \times$ maximum DCLK period	—	—
$t_{CD2UMC}$	CONF_DONE high to user mode with <b>CLKUSR</b> option on	$t_{CD2CU} + (3,187 \times \text{CLKUSR period})$	—	—

**Notes to Table 9-14:**

- (1) This information is preliminary.
- (2) This value is applicable if users do not delay configuration by extending the `nCONFIG` or `nSTATUS` low pulse width.
- (3) The minimum and maximum numbers apply only if the internal oscillator is chosen as the clock source for starting up the device.
- (4) Cyclone III EP3C5, EP3C10, EP3C16, EP3C25, and EP3C40 devices support a  $DCLK f_{MAX}$  of 133 MHz. Cyclone III EP3C55, EP3C80, EP3C120 and all the Cyclone III LS devices support a  $DCLK f_{MAX}$  of 100 MHz.

## JTAG Configuration

JTAG has developed a specification for boundary-scan testing. This boundary-scan test (BST) architecture offers the capability to efficiently test components on PCBs with tight lead spacing. The BST architecture can test pin connections without using physical test probes and capture functional data while a device is operating normally. You can also use the JTAG circuitry to shift configuration data into the device. The Quartus II software automatically generates `.sof` files that are used for JTAG configuration with a download cable in the Quartus II software programmer.

 For more information on the JTAG boundary-scan testing, refer to the [IEEE 1149.1 \(JTAG\) Boundary-Scan Testing for Cyclone III Devices](#) chapter in volume 1 of the *Cyclone III Device Handbook*.

Cyclone III family devices are designed for JTAG instructions to have precedence over any device configuration modes. Therefore, JTAG configuration can take place without waiting for other configuration modes to complete. For example, if you attempt JTAG configuration of Cyclone III family devices during PS configuration, PS configuration terminates and JTAG configuration begins. If the Cyclone III device family MSEL pins are set to AS mode, Cyclone III device family does not output a DCLK signal when JTAG configuration takes place.

 You cannot use the Cyclone III device family decompression feature if you are configuring your Cyclone III device family when using JTAG-based configuration.

The four required pins for a device operating in JTAG mode are TDI, TDO, TMS, and TCK. The TCK pin has an internal weak pull-down resistor, while the TDI and TMS pins have weak internal pull-up resistors (typically 25 k $\Omega$ ). The TDO output pin is powered by  $V_{CCIO}$  in I/O bank 1. All the JTAG input pins are powered by the  $V_{CCIO}$  pin. All the JTAG pins support only LVTTTL I/O standard. All user I/O pins are tri-stated during JTAG configuration. [Table 9-15](#) explains the function of each JTAG pin.

 The TDO output is powered by the  $V_{CCIO}$  power supply of I/O bank 1.


- For recommendations on how to connect a JTAG chain with multiple voltages across the devices in the chain, refer to the *IEEE 1149.1 (JTAG) Boundary-Scan Testing for Cyclone III Devices* chapter in volume 1 of the *Cyclone III Device Handbook*.

**Table 9-15.** Dedicated JTAG Pins

Pin Name	Pin Type	Description
TDI	Test data input	Serial input pin for instructions as well as test and programming data. Data shifts in on the rising edge of TCK. The TDI pin is powered by the $V_{CCIO}$ supply. If the JTAG interface is not required on the board, the JTAG circuitry is disabled by connecting this pin to $V_{CC}$ .
TDO	Test data output	Serial data output pin for instructions as well as test and programming data. Data shifts out on the falling edge of TCK. The pin is tri-stated if data is not being shifted out of the device. The TDO pin is powered by $V_{CCIO}$ in I/O bank 1. If the JTAG interface is not required on the board, the JTAG circuitry is disabled by leaving this pin unconnected.
TMS	Test mode select	Input pin that provides the control signal to determine the transitions of the TAP controller state machine. Transitions in the state machine occur on the rising edge of TCK. Therefore, TMS must be set up before the rising edge of TCK. TMS is evaluated on the rising edge of TCK. The TMS pin is powered by the $V_{CCIO}$ supply. If the JTAG interface is not required on the board, the JTAG circuitry is disabled by connecting this pin to $V_{CC}$ .
TCK	Test clock input	The clock input to the BST circuitry. Some operations occur at the rising edge, while others occur at the falling edge. The TCK pin is powered by the $V_{CCIO}$ supply. If the JTAG interface is not required on the board, the JTAG circuitry is disabled by connecting this pin to GND.


You can download data to the device on the PCB through the USB-Blaster, MasterBlaster, ByteBlaster II, ByteBlasterMV download cable, and Ethernet-Blaster communications cable during JTAG configuration. Configuring devices using a cable is similar to programming devices in-system. [Figure 9-24](#) and [Figure 9-25](#) show the JTAG configuration of a single Cyclone III device family.

For device  $V_{CCIO}$  of 2.5/3.0/3.3 V, refer to [Figure 9-24](#). All I/O inputs must maintain a maximum AC voltage of 4.1 V. Because JTAG pins do not have the internal PCI clamping diodes to prevent voltage overshoot when using  $V_{CCIO}$  of 2.5/3.0/3.3 V, you must power up the  $V_{CC}$  of the download cable with a 2.5-V supply from  $V_{CCA}$ . For device  $V_{CCIO}$  of 1.2/1.5/1.8 V, refer to [Figure 9-25](#). You can power up the  $V_{CC}$  of the download cabled with the supply from  $V_{CCIO}$ .

**Figure 9-24.** JTAG Configuration of a Single Device Using a Download Cable (2.5/3.0/3.3-V V<sub>CCIO</sub> Powering the JTAG Pins)**Notes to Figure 9-24:**

- (1) Connect these pull-up resistors to the V<sub>CCIO</sub> supply of the bank in which the pin resides.
- (2) Connect the nCONFIG and MSEL [3 . . 0] pins to support a non-JTAG configuration scheme. If you only use a JTAG configuration, connect the nCONFIG pin to logic-high and the MSEL [3 . . 0] pins to ground. In addition, pull DCLK and DATA [0] to either high or low, whichever is convenient on your board.
- (3) Pin 6 of the header is a V<sub>IO</sub> reference voltage for the MasterBlaster output driver. V<sub>IO</sub> must match the device's V<sub>CCA</sub>. For this value, refer to the *MasterBlaster Serial/USB Communications Cable User Guide*. In USB-Blaster, ByteBlaster II, ByteBlasterMV, and Ethernet Blaster, this pin is a no connect.
- (4) The nCE pin must be connected to GND or driven low for successful JTAG configuration.
- (5) The nCEO pin is left unconnected or used as a user I/O pin when it does not feed the nCE pin of another device.
- (6) Power up the V<sub>CC</sub> of the ByteBlaster II, USB-Blaster, or ByteBlasterMV cable with a 2.5-V supply from V<sub>CCA</sub>. Third-party programmers must switch to 2.5 V. Pin 4 of the header is a V<sub>CC</sub> power supply for the MasterBlaster cable. The MasterBlaster cable can receive power from either 5.0- or 3.3-V circuit boards, DC power supply, or 5.0 V from the USB cable. For this value, refer to the *MasterBlaster Serial/USB Communications Cable User Guide*.

**Figure 9-25.** JTAG Configuration of a Single Device Using a Download Cable (1.5 V or 1.8 V V<sub>CCIO</sub> Powering the JTAG Pins)



**Notes to Figure 9-25:**

- (1) Connect these pull-up resistors to the V<sub>CCIO</sub> supply of the bank in which the pin resides.
- (2) Connect the nCONFIG and MSEL[3..0] pins to support a non-JTAG configuration scheme. If you only use a JTAG configuration, connect the nCONFIG pin to logic-high and the MSEL[3..0] pins to ground. In addition, pull DCLK and DATA[0] to either high or low, whichever is convenient on your board.
- (3) In the USB-Blaster and ByteBlaster II cables, this pin is connected to nCE when it is used for AS programming; otherwise it is a no connect.
- (4) The nCE must be connected to GND or driven low for successful JTAG configuration.
- (5) The nCEO pin is left unconnected or used as a user I/O pin when it does not feed the nCE pin of another device.
- (6) Power up the V<sub>CC</sub> of the ByteBlaster II or USB-Blaster cable with supply from V<sub>CCIO</sub>. The ByteBlaster II and USB-Blaster cables do not support a target supply voltage of 1.2 V. For the target supply voltage value, refer to the [ByteBlaster II Download Cable User Guide](#) and the [USB-Blaster Download Cable User Guide](#).

To configure a single device in a JTAG chain, the programming software places all other devices in bypass mode. In bypass mode, devices pass programming data from the TDI pin to the TDO pin through a single bypass register without being affected internally. This scheme enables the programming software to program or verify the target device. Configuration data driven into the device appears on the TDO pin one clock cycle later.

The Quartus II software verifies successful JTAG configuration upon completion. At the end of configuration, the software checks the state of CONF\_DONE through the JTAG port. When Quartus II generates a .jam file for a multi-device chain, it contains instructions so that all the devices in the chain are initialized at the same time. If CONF\_DONE is not high, the Quartus II software indicates that configuration has failed. If CONF\_DONE is high, the software indicates that configuration was successful. After the configuration bitstream is serially sent via the JTAG TDI port, the TCK port clocks an additional 3,180 cycles to perform device initialization.

Cyclone III family devices have dedicated JTAG pins that function as JTAG pins. You can perform JTAG testing on Cyclone III family devices before, during, and after configuration. Cyclone III family devices support the `BYPASS`, `IDCODE`, and `SAMPLE` instructions during configuration without interrupting configuration. All other JTAG instructions can only be issued by first interrupting configuration and reprogramming I/O pins using the `ACTIVE_DISENGAGE` and `CONFIG_IO` instructions.

The `CONFIG_IO` instruction allows I/O buffers to be configured via the JTAG port and when issued after the `ACTIVE_DISENGAGE` instruction, interrupts configuration. This instruction allows you to perform board-level testing prior to configuring the Cyclone III device family or waiting for a configuration device to complete configuration. In Cyclone III family devices, prior to issuing the `CONFIG_IO` instruction, you must issue the `ACTIVE_DISENGAGE` instruction. This is because in Cyclone III family devices, the `CONFIG_IO` instruction does not hold `nSTATUS` low until reconfiguration, so you must disengage the active configuration mode controller when active configuration is interrupted. The `ACTIVE_DISENGAGE` instruction places the active configuration mode controllers in an idle state prior to JTAG programming. Additionally, the `ACTIVE_ENGAGE` instruction allows you to re-engage a disengaged active configuration mode controller.



You must follow a specific flow when executing the `CONFIG_IO`, `ACTIVE_DISENGAGE`, and `ACTIVE_ENGAGE` JTAG instructions in Cyclone III family devices. For information on the instruction flow, refer to “[JTAG Instructions](#)” on [page 9-61](#).

The chip-wide reset (`DEV_CLRn`) and chip-wide output enable (`DEV_OE`) pins on Cyclone III family devices do not affect JTAG boundary-scan or programming operations. Toggling these pins does not affect JTAG operations (other than the usual boundary-scan operation).

When designing a board for JTAG configuration of Cyclone III family devices, consider the dedicated configuration pins. [Table 9-16](#) shows how these pins must be connected during JTAG configuration.


**Table 9-16.** Dedicated Configuration Pin Connections During JTAG Configuration

Signal	Description
nCE	On all Cyclone III family devices in the chain, nCE must be driven low by connecting it to ground, pulling it low via a resistor, or driving it by some control circuitry. For devices that are also in multi-device AS, AP, PS, or FPP configuration chains, the nCE pins must be connected to GND during JTAG configuration or JTAG configured in the same order as the configuration chain.
nCEO	On all Cyclone III family devices in the chain, nCEO is left floating or connected to the nCE of the next device.
MSEL [3 . . 0]	These pins must not be left floating. These pins support whichever non-JTAG configuration that is used in production. If only JTAG configuration is used, tie these pins to GND.
nCONFIG	Driven high by connecting to V <sub>CCIO</sub> supply of the bank in which the pin resides and pulling up via a resistor, or driven high by some control circuitry.
nSTATUS	Pull to V <sub>CCIO</sub> supply of the bank in which the pin resides via a 10-kΩ resistor. When configuring multiple devices in the same JTAG chain, each nSTATUS pin must be pulled up to V <sub>CCIO</sub> individually.
CONF_DONE	Pull to V <sub>CCIO</sub> supply of the bank in which the pin resides via a 10-kΩ resistor. When configuring multiple devices in the same JTAG chain, each CONF_DONE pin must be pulled up to V <sub>CCIO</sub> supply of the bank in which the pin resides individually. CONF_DONE going high at the end of JTAG configuration indicates successful configuration.
DCLK	Must not be left floating. Drive low or high, whichever is more convenient on your board.

When programming a JTAG device chain, one JTAG-compatible header is connected to several devices. The number of devices in the JTAG chain is limited only by the drive capability of the download cable. When four or more devices are connected in a JTAG chain, Altera recommends buffering the TCK, TDI, and TMS pins with an on-board buffer.


JTAG-chain device programming is ideal when the system contains multiple devices, or when testing your system using JTAG BST circuitry. [Figure 9-26](#) and [Figure 9-27](#) show a multi-device JTAG configuration.

For device V<sub>CCIO</sub> of 2.5/3.0/3.3 V, you must refer to [Figure 9-26](#). All I/O inputs must maintain a maximum AC voltage of 4.1 V. Because JTAG pins do not have the internal PCI clamping diodes to prevent voltage overshoot when using V<sub>CCIO</sub> of 2.5/3.0/3.3 V, you must power up the V<sub>CC</sub> of the download cable with a 2.5-V supply from V<sub>CCA</sub>. For device V<sub>CCIO</sub> of 1.2 /1.5 V/1.8 V, refer to [Figure 9-27](#). You can power up the V<sub>CC</sub> of the download cable with the supply from V<sub>CCIO</sub>.

**Figure 9-26.** JTAG Configuration of Multiple Devices Using a Download Cable (2.5/3.0/ 3.3-V VCCIO Powering the JTAG Pins)**Notes to Figure 9-26:**

- (1) Connect these pull-up resistors to the VCCIO supply of the bank in which the pin resides.
- (2) Connect the nCONFIG and MSEL[3..0] pins to support a non-JTAG configuration scheme. If you only use a JTAG configuration, connect the nCONFIG pin to logic-high and the MSEL[3..0] pins to ground. In addition, pull DCLK and DATA[0] to either high or low, whichever is convenient on your board.
- (3) Pin 6 of the header is a VIO reference voltage for the MasterBlaster output driver. VIO must match the VCCA of the device. For this value, refer to the [MasterBlaster Serial/USB Communications Cable User Guide](#). In the ByteBlasterMV cable, this pin is a no connect. In the USB-Blaster and ByteBlaster II cables, this pin is connected to nCE when it is used for AS programming, otherwise it is a no connect.
- (4) The nCE pin must be connected to ground or driven low for successful JTAG configuration.
- (5) Power up the VCC of the ByteBlaster II, USB-Blaster, or ByteBlasterMV cable with a 2.5-V supply from VCCA. Third-party programmers must switch to 2.5 V. Pin 4 of the header is a VCC power supply for the MasterBlaster cable. The MasterBlaster cable can receive power from either 5.0- or 3.3-V circuit boards, DC power supply, or 5.0 V from the USB cable. For this value, refer to the [MasterBlaster Serial/USB Communications User Guide](#).

**Figure 9-27.** JTAG Configuration of Multiple Devices Using a Download Cable (1.2/1.5/1.8-V V<sub>CCIO</sub> Powering the JTAG Pins)



**Notes to Figure 9-27:**

- (1) Connect these pull-up resistors to the V<sub>CCIO</sub> supply of the bank in which the pin resides.
- (2) Connect the nCONFIG and MSEL [3 . . 0] pins to support a non-JTAG configuration scheme. If you only use a JTAG configuration, connect the nCONFIG pin to logic-high and the MSEL [3 . . 0] pins to ground. In addition, pull DCLK and DATA [0] to either high or low, whichever is convenient on your board.
- (3) In the USB-Blaster and ByteBlaster II cable, this pin is connected to nCE when it is used for AS programming, otherwise it is a no connect.
- (4) The nCE pin must be connected to ground or driven low for successful JTAG configuration.
- (5) Power up the V<sub>CC</sub> of the ByteBlaster II or USB-Blaster cable with supply from V<sub>CCIO</sub>. The ByteBlaster II and USB-Blaster cables do not support a target supply voltage of 1.2 V. For the target supply voltage value, refer to the *ByteBlaster II Download Cable User Guide* and the *USB-Blaster Download Cable User Guide*.



All I/O inputs must maintain a maximum AC voltage of 4.1 V. If a non-Cyclone III device family is cascaded in the JTAG-chain, TDO of the non-Cyclone III device family driving into TDI of the Cyclone III device family must fit the maximum overshoot equation outlined in “[Configuration and JTAG Pin I/O Requirements](#)” on page 9-7.

The nCE pin must be connected to GND or driven low during JTAG configuration. In multi-device AS, AP, PS, and FPP configuration chains, the nCE pin of the first device is connected to GND while its nCEO pin is connected to the nCE pin of the next device in the chain. The inputs of the nCE pin of the last device come from the previous device, while its nCEO pin is left floating. In addition, the CONF\_DONE and nSTATUS signals are shared in multi-device AS, AP, PS, and FPP configuration chains to ensure that the devices enter user mode at the same time after configuration is complete. When the CONF\_DONE and nSTATUS signals are shared among all the devices, every device must be configured when JTAG configuration is performed.

If you only use JTAG configuration, Altera recommends that you connect the circuitry as shown in [Figure 9-26](#) or [Figure 9-27](#), in which each of the CONF\_DONE and nSTATUS signals are isolated so that each device can enter user mode individually.



## Configuring Cyclone III Family Devices with Jam STAPL

Jam STAPL, JEDEC standard JESD-71, is a standard file format for in-system programmability (ISP) purposes. Jam STAPL supports programming or configuration of programmable devices and testing of electronic systems, using the IEEE 1149.1 JTAG interface. Jam STAPL is a freely licensed open standard. The Jam Player provides an interface for manipulating the IEEE Std. 1149.1 JTAG TAP state machine.

 For more information on JTAG and Jam STAPL in embedded environments, refer to *AN 425: Using Command-Line Jam STAPL Solution for Device Programming*. To download the jam player, visit the Altera website ([www.altera.com](http://www.altera.com)).

## Configuring Cyclone III Family Devices with the JRunner Software Driver


The JRunner software driver allows you to configure Cyclone III family devices through the ByteBlaster II or ByteBlasterMV cables in JTAG mode. The supported programming input file is in **.rbf** format. The JRunner software driver also requires a Chain Description File (**.cdf**) generated by the Quartus II software. The JRunner software driver is targeted for embedded JTAG configuration. The source code is developed for the Windows NT operating system (OS). You can customize the code to make it run on your embedded platform.

 The **.rbf** used by the JRunner software driver cannot be a compressed **.rbf** because the JRunner software driver uses JTAG-based configuration. During JTAG-based configuration, the real-time decompression feature is not available.

 For more information on the JRunner software driver, refer to *AN 414: JRunner Software Driver: An Embedded Solution for PLD JTAG Configuration* and the source files on the Altera website at ([www.altera.com](http://www.altera.com)).

## Combining JTAG and AS Configuration Schemes

You can combine the AS configuration scheme with JTAG-based configuration ([Figure 9-29](#)). This setup uses two 10-pin download cable headers on the board. One download cable is used in JTAG mode to configure the Cyclone III device family directly via the JTAG interface. The other download cable is used in AS mode to program the serial configuration device in-system via the AS programming interface. The MSEL [3 . . 0] pins must be set to select the AS configuration mode (refer to [Table 9-7 on page 9-11](#)). If you try configuring the device using both schemes simultaneously, JTAG configuration takes precedence and AS configuration terminates.

**Figure 9-29.** Combining JTAG and AS Configuration Schemes**Notes to Figure 9-29:**

- (1) Connect these pull-up resistors to the  $V_{CCIO}$  supply of the bank in which the pin resides.
- (2) Power up the  $V_{CC}$  of the ByteBlaster II or USB-Blaster cable with the 3.3-V supply.
- (3) Pin 6 of the header is a  $V_{IO}$  reference voltage for the MasterBlaster output driver.  $V_{IO}$  must match the  $V_{CCA}$  of the device. For this value, refer to the *MasterBlaster Serial/USB Communications Cable User Guide*. In ByteBlasterMV, this pin is a no connect. In USB-Blaster and ByteBlaster II, this pin is connected to  $nCE$  when it is used for AS programming, otherwise it is a no connect.
- (4) The MSEL pin settings vary for different configuration voltage standards and POR time. To connect MSEL [3..0] for AS configuration schemes, refer to [Table 9-7 on page 9-11](#). Connect the MSEL pins directly to  $V_{CCA}$  or GND.
- (5) These are dual-purpose I/O pins. This  $nCSO$  pin functions as FLASH\_NCE pin in AP mode. The ASDO pin functions as DATA [1] pin in other AP and FPP mode.
- (6) Power up the  $V_{CC}$  of the ByteBlaster II, USB-Blaster, or ByteBlasterMV cable with a 2.5-V supply from  $V_{CCA}$ . Third-party programmers must switch to 2.5 V. Pin 4 of the header is a  $V_{CC}$  power supply for the MasterBlaster cable. The MasterBlaster cable can receive power from either 5.0- or 3.3-V circuit boards, DC power supply, or 5.0 V from the USB cable. For this value, refer to the *MasterBlaster Serial/USB Communications Cable User Guide*.
- (7) The diodes and capacitors must be placed as close as possible to the Cyclone III device family. Altera recommends using the Schottky diode, which has a relatively lower forward diode voltage (VF) than the switching and Zener diodes, for effective voltage clamping. For more information on the interface guidelines using Schottky diodes, refer to [AN 523: Cyclone III Configuration Interface Guidelines with EPCS Devices](#).

## Programming Serial Configuration Devices In-System Using the JTAG Interface

Cyclone III family devices in a single-device or in a multiple-device chain support in-system programming of a serial configuration device using the JTAG interface via the SFL design. The intelligent host or download cable of the board can use the four JTAG pins on the Cyclone III device family to program the serial configuration device in system, even if the host or download cable cannot access the configuration pins (DCLK, DATA, ASDI, and nCS pins).

The SFL design is a JTAG-based in-system programming solution for Altera serial configuration devices. The SFL is a bridge design for the Cyclone III device family that uses its JTAG interface to access the EPCS JTAG Indirect Configuration Device Programming (.jic) file and then uses the AS interface to program the EPCS device. Both the JTAG interface and AS interface are bridged together inside the SFL design.

In a multiple device chain, you must only configure the master device that controls the serial configuration device. The slave devices in the multiple device chain which are configured by the serial configuration device do not need to be configured when using this feature. To use this feature successfully, set the MSEL [3 . . 0] pins of the master device to select the AS configuration scheme (refer to [Table 9-7](#)). The serial configuration device in-system programming through the Cyclone III device family JTAG interface has three stages, which are described in the following sections:

- [“Loading the SFL Design” on page 9-59](#)
- [“ISP of Configuration Device” on page 9-60](#)
- [“Reconfiguration” on page 9-61](#)


### Loading the SFL Design

The SFL design is a design inside the Cyclone III device family that bridges the JTAG interface and AS interface with glue logic.

The intelligent host uses the JTAG interface to configure the master device with a SFL design. The SFL design allows the master device to control the access of four serial configuration device pins, also known as the Active Serial Memory Interface (ASMI) pins, through the JTAG interface. The ASMI pins are serial clock input (DCLK), serial data output (DATA), AS data input (ASDI), and active-low chip select (nCS) pins.

If you configure a master device with a SFL design, the master device enters user mode even though the slave devices in the multiple device chain are not being configured. The master device enters user mode with a SFL design even though the CONF\_DONE signal is externally held low by the other slave devices in chain.

[Figure 9-30](#) shows the JTAG configuration of a single Cyclone III device family with a SFL design.

**Figure 9-30.** Programming Serial Configuration Devices In-System Using the JTAG Interface**Notes to Figure 9-30:**

- (1) Connect the pull-up resistors to the  $V_{CCIO}$  supply of the bank in which the pin resides.
- (2) The MSEL pin settings vary for different configuration voltage standards and POR time. To connect MSEL [3..0] for AS configuration schemes, refer to [Table 9-7 on page 9-11](#). Connect the MSEL pins directly to  $V_{CCA}$  or GND.
- (3) Pin 6 of the header is a  $V_{IO}$  reference voltage for the MasterBlaster output driver.  $V_{IO}$  must match the  $V_{CCA}$  of the device. For this value, refer to the [MasterBlaster Serial/USB Communications Cable User Guide](#). In ByteBlasterMV, this pin is a no connect. In USB-Blaster, ByteBlaster II, and Ethernet Blaster, this pin is connected to nCE when it is used for AS programming, otherwise it is a no connect.
- (4) The nCE pin must be connected to GND or driven low for successful JTAG configuration.
- (5) The nCEO pin is left unconnected or used as a user I/O pin when it does not feed the nCE pin of another device.
- (6) Power up the  $V_{CC}$  of the ByteBlaster II, USB-Blaster, or ByteBlasterMV cable with a 2.5- V supply from  $V_{CCA}$ . Third-party programmers must switch to 2.5 V. Pin 4 of the header is a  $V_{CC}$  power supply for the MasterBlaster cable. The MasterBlaster cable can receive power from either 5.0- or 3.3-V circuit boards, DC power supply, or 5.0 V from the USB cable. For this value, refer to the [MasterBlaster Serial/USB Communications Cable User Guide](#).
- (7) Connect the series resistor at the near end of the serial configuration device.
- (8) These are dual-purpose I/O pins. The nCSO pin functions as FLASH\_NCE pin in AP mode. The ASDO pin functions as DATA [1] pin in other AP and FPP mode.

**ISP of Configuration Device**

In the second stage, the SFL design in the master device allows you to write the configuration data for the device chain into the serial configuration device with the Cyclone III device family JTAG interface. The JTAG interface sends the programming data for the serial configuration device to the Cyclone III device family first. The Cyclone III device family then uses the ASMI pins to send the data to the serial configuration device.

## Reconfiguration

After the configuration data is successfully written into the serial configuration device, the Cyclone III device family does not reconfigure by itself. The intelligent host issues the PULSE\_NCONFIG JTAG instruction to initialize the reconfiguration process. During reconfiguration, the master device is reset and the SFL design no longer exists in the Cyclone III device family and the serial configuration device configures all the devices in the chain with your user design.

 For more information on the SFL, refer to *AN 370: Using the Serial FlashLoader with Quartus II Software*.

## JTAG Instructions

This section discusses the instructions that are necessary for JTAG configuration for Cyclone III device family. Table 9-17 shows the supported JTAG instructions.

**Table 9-17.** JTAG Instructions

JTAG Instruction	Cyclone III	Cyclone III LS
CONFIG_IO	✓	✓
ACTIVE_DISENGAGE	✓	✓
ACTIVE_ENGAGE	✓	✓
EN_ACTIVE_CLK	✓	—
DIS_ACTIVE_CLK	✓	—
APFC_BOOT_ADDR	✓	—
FACTORY (1)	—	✓
KEY_PROG_VOL (2)	—	✓
KEY_CLR_VREG (2)	—	✓

**Note to Table 9-17:**

- (1) In Cyclone III LS devices, CONFIG\_IO, ACTIVE\_DISENGAGE, PULSE\_NCONFIG, and PROGRAM instructions are supported, provided that the FACTORY instruction is executed. The execution of the FACTORY instruction prior to the JTAG configuration is not required in Cyclone III devices as this instruction is for Cyclone III LS devices only.
- (2) KEY\_PROG\_VOL and KEY\_CLR\_VREG instructions are used for design security feature. For more information, refer to “Design Security” on page 9-73.

 For more information on the JTAG binary instruction code, refer to the *IEEE 1149.1 (JTAG) Boundary-Scan Testing for Cyclone III Devices* chapter in volume 1 of the *Cyclone III Device Handbook*.

For Cyclone III LS devices, the device can only allow mandatory JTAG 1149.1 instructions after POR. These instructions are BYPASS, SAMPLE/PRELOAD, EXTEST and FACTORY. To enable the access of other JTAG instructions, issue the FACTORY instruction. The FACTORY instruction puts the device in a state in which it is ready for in-house testing and board-level testing, and it must be executed before JTAG configuration starts. When this instruction is executed, the CRAM bits content and volatile key are cleared and the device is reset.

## I/O Reconfiguration

The `CONFIG_IO` instruction is used to reconfigure the I/O configuration shift register (IOCSR) chain. This instruction allows you to perform board-level testing prior to configuring the Cyclone III device family or waiting for a configuration device to complete configuration. After the configuration is interrupted and JTAG testing is complete, the part must be reconfigured via the `PULSE_NCONFIG` JTAG instruction or by pulsing `nCONFIG` pin low.

You can issue the `CONFIG_IO` instruction any time during user mode. The `CONFIG_IO` instruction cannot be issued while `nCONFIG` pin is asserted low (during power up) or immediately after issuing a JTAG instruction that triggers reconfiguration. For more information on the wait-time for issuing the `CONFIG_IO` instruction, refer to [Table 9-18](#).

You must meet the following timing restrictions when using `CONFIG_IO` instruction:

- `CONFIG_IO` instruction cannot be issued during `nCONFIG` pin low
- Must observe 230  $\mu$ s minimum wait time after, either one of the following conditions:
  - `nCONFIG` pin goes high
  - Issuing `PULSE_NCONFIG` instruction
  - Issuing `ACTIVE_ENGAGE` instruction, before issuing `CONFIG_IO` instruction
- Must wait 230  $\mu$ s after power up, with `nCONFIG` pin high before issuing `CONFIG_IO` instruction (or wait for `nSTATUS` pin goes high)

**Table 9-18.** Wait Time for Issuing the `CONFIG_IO` Instruction

Wait Time	Time
Wait time after <code>nCONFIG</code> pin is released	230 ms
Wait time after <code>PULSE_NCONFIG</code> or <code>ACTIVE_ENGAGE</code> is issued	230 ms

The `ACTIVE_DISENGAGE` instruction is used with `CONFIG_IO` instruction to interrupt configuration. [Table 9-19](#) shows the sequence of instructions to use for various `CONFIG_IO` usage scenarios.

**Table 9-19.** JTAG `CONFIG_IO` (without `JTAG_PROGRAM`) Instruction Flows *(Note 1)* (Part 1 of 2)

JTAG Instruction	Configuration Scheme and Current State of the Cyclone III Device Family											
	Prior to User Mode (Interrupting Configuration)				User Mode				Power Up			
	PS	FPP	AS	AP (4)	PS	FPP	AS	AP (4)	PS	FPP	AS	AP (4)
FACTORY	NA	NA	NA	NA	NA	NA	NA	NA	R	R	R	NA
<code>ACTIVE_DISENGAGE</code>	0	0	0	0	0	0	0	0	—	—	—	—
<code>CONFIG_IO</code>	R	R	R	R	R	R	R	R	NA	NA	NA	NA
JTAG Boundary Scan Instructions (no <code>JTAG_PROGRAM</code> )	0	0	0	0	0	0	0	0	—	—	—	—

**Table 9-19.** JTAG CONFIG\_IO (without JTAG\_PROGRAM) Instruction Flows (Note 1) (Part 2 of 2)

JTAG Instruction	Configuration Scheme and Current State of the Cyclone III Device Family											
	Prior to User Mode (Interrupting Configuration)				User Mode				Power Up			
	PS	FPP	AS	AP (4)	PS	FPP	AS	AP (4)	PS	FPP	AS	AP (4)
ACTIVE_ENGAGE	A	A	R (2)	R (2)	A	A	R (2)	R (2)	—	—	—	—
PULSE_NCONFIG			A (3)	A (3)			0	0	—	—	—	—
Pulse nCONFIG pin			A (3)	A (3)			0	0	—	—	—	—
JTAG TAP Reset	R	R	R	R	R	R	R	R	—	—	—	—

**Notes to Table 9-19:**

- (1) “R” indicates that the instruction is required to be executed before the next instruction, “O” indicates the optional instruction, “A” indicates that the instruction must be executed, and “NA” indicates that the instruction is not allowed to be executed in this mode.
- (2) Required if ACTIVE\_DISENGAGE is used.
- (3) Neither of the instruction is required if ACTIVE\_ENGAGE is used.
- (4) AP configuration is for Cyclone III devices only.

The CONFIG\_IO instruction does not hold nSTATUS pin low until reconfiguration. You must disengage the active configuration controllers (AS and AP) by issuing the ACTIVE\_DISENGAGE and ACTIVE\_ENGAGE instructions when active configuration is interrupted. You must issue the ACTIVE\_DISENGAGE instruction alone or prior to CONFIG\_IO instruction if the JTAG\_PROGRAM instruction is to be issued later (refer to Table 9-20). This puts the active configuration controllers into the idle state. The active configuration controller is re-engaged after user mode is reached via JTAG programming (refer to Table 9-20).



While executing the CONFIG\_IO instruction, all user I/Os are tri-stated.

If reconfiguration after interruption is performed using configuration modes (rather than using JTAG\_PROGRAM), then it is not necessary to issue ACTIVE\_DISENGAGE instruction prior to CONFIG\_IO. You can start reconfiguration by either pulling nCONFIG pin low for at least 500 ns, or issuing PULSE\_NCONFIG instruction. If the ACTIVE\_DISENGAGE instruction was issued and JTAG\_PROGRAM instruction fails to enter user mode, you must issue the ACTIVE\_ENGAGE instruction to reactivate the active configuration controller. Issuing ACTIVE\_ENGAGE instruction also triggers the reconfiguration in configuration modes; therefore, it is not necessary to pull nCONFIG pin low or issue PULSE\_NCONFIG instruction.

**ACTIVE\_DISENGAGE**

The ACTIVE\_DISENGAGE instruction places the active configuration controller (AS and AP) into an idle state prior to JTAG programming. The active configuration controller is the AS controller when the MSEL pins are set to AS configuration scheme, and the AP controller when the MSEL pins are set to the AP configuration scheme. The two purposes of placing the active controllers in an idle state are:

- To ensure that they are not trying to configure the device in their respective configuration modes during JTAG programming

- To allow the controllers to properly recognize a successful JTAG programming that results in the device reaching user mode

The `ACTIVE_DISENGAGE` instruction is required before JTAG programming regardless of the current state of the Cyclone III device family if the MSEL pins are set to an active configuration scheme (AS or AP). If the `ACTIVE_DISENGAGE` instruction is issued during a passive configuration scheme (PS or FPP), it has no effect on the Cyclone III device family. Similarly, the `CONFIG_IO` instruction is issued after an `ACTIVE_DISENGAGE` instruction, but is no longer required to properly halt configuration. For a summary of the required, recommended, and optional instructions for each configuration mode, refer to [Table 9-20](#). The ordering of the required instructions is a hard requirement and must be met to ensure functionality.

**Table 9-20.** JTAG Programming Instruction Flows *(Note 1)*

JTAG Instruction	Configuration Scheme and Current State of the Cyclone III Device											
	Prior to User Mode (Interrupting Configuration)				User Mode				Power Up			
	PS	FPP	AS	AP (2)	PS	FPP	AS	AP (2)	PS	FPP	AS	AP(2)
FACTORY	NA	NA	NA	NA	NA	NA	NA	NA	R	R	R	NA
ACTIVE_DISENGAGE	O	O	R	R	O	O	O	R	O	O	R	R
CONFIG_IO	Rc	Rc	O	O	O	O	O	O	NA	NA	NA	NA
Other JTAG instructions	O	O	O	O	O	O	O	O	O	O	O	O
JTAG_PROGRAM	R	R	R	R	R	R	R	R	R	R	R	R
CHECK_STATUS	Rc	Rc	Rc	Rc	Rc	Rc	Rc	Rc	Rc	Rc	Rc	Rc
JTAG_STARTUP	R	R	R	R	R	R	R	R	R	R	R	R
JTAG TAP Reset/ other instruction	R	R	R	R	R	R	R	R	R	R	R	R

**Note to Table 9-20:**

- (1) “R” indicates that the instruction is required to be executed before the next instruction, “O” indicates the optional instruction, “Rc” indicates the recommended instruction, and “NA” indicates that the instruction is not allowed to be executed in this mode.
- (2) AP configuration is for Cyclone III devices only.

In AS or AP configuration scheme, the `ACTIVE_DISENGAGE` instruction puts the active configuration controllers into idle state. If a successful JTAG programming is executed, the active controllers are automatically re-engaged after user mode is reached via JTAG programming. This causes the active controllers to transition to their respective user mode states.

If JTAG programming fails to get the Cyclone III device family to enter user mode and re-engage the active programming, there are available methods to achieve this for AS or AP configuration schemes. When in AS configuration scheme, you can re-engage the AS controller by moving the JTAG TAP controller to the reset state, or by issuing the `ACTIVE_ENGAGE` instruction. When in the AP configuration scheme, the only way to re-engage the AP controller is to issue the `ACTIVE_ENGAGE` instruction. In this case, asserting the `nCONFIG` pin will not re-engage either active controller.

## ACTIVE\_ENGAGE

The `ACTIVE_ENGAGE` instruction enables you to re-engage a disengaged active controller. You can issue this instruction any time during configuration or user mode to re-engage an already disengaged active controller as well as trigger reconfiguration of the Cyclone III device family in active configuration scheme specified by MSEL pin settings.

The `ACTIVE_ENGAGE` instruction functions as `PULSE_NCONFIG` instruction when the device is in passive configuration schemes (PS or FPP). The `nCONFIG` pin is disabled when the `ACTIVE_ENGAGE` instruction is issued.



Altera does not recommend using the `ACTIVE_ENGAGE` instruction but it is provided as a fail-safe instruction for re-engaging the active configuration (AS or AP) controllers.

## Overriding the Internal Oscillator

This feature is for Cyclone III devices only and allows you to override the internal oscillator during the active configuration scheme. The active configuration (AS and AP) controllers use the internal oscillator as the clock source. You can change the clock source to `CLKUSR` through JTAG instruction.

The `EN_ACTIVE_CLK` and `DIS_ACTIVE_CLK` JTAG instructions toggle on or off whether the active clock is sourced from the `CLKUSR` pin or the internal configuration oscillator. To source the active clock from the `CLKUSR` pin, issue the `EN_ACTIVE_CLK` instruction. This causes the `CLKUSR` pin to become the active clock source. When using the `EN_ACTIVE_CLK` instruction, the internal oscillator must be enabled for the clock change to occur. By default, the configuration oscillator is disabled after configuration and initialization is complete and the device has entered user mode. However, the internal oscillator is enabled in user mode by either one of the following conditions:

- A reconfiguration event (for example, driving `nCONFIG` low)
- Remote update is enabled
- Error detection is enabled

You must clock the `CLKUSR` pin at two times the expected `DCLK` frequency. The `CLKUSR` pin allows a maximum frequency of 80 MHz (40 MHz `DCLK`). Normally, a test instrument uses the `CLKUSR` pin when it wants to drive its own clock to control the AS state machine.

To revert the clock source back to the configuration oscillator, issue the `DIS_ACTIVE_CLK` instruction. After you issue the `DIS_ACTIVE_CLK` instruction, you must continue to clock the `CLKUSR` pin for 10 clock cycles. Otherwise, even toggling the `nCONFIG` pin will not revert the clock source and reconfiguration will not occur. A POR reverts the clock source back to the configuration oscillator. Toggling the `nCONFIG` pin or driving the JTAG state machine to the reset state will not revert the clock source.

### EN\_ACTIVE\_CLK

The EN\_ACTIVE\_CLK instruction causes the CLKUSR pin signal to replace the internal oscillator as the clock source. When using the EN\_ACTIVE\_CLK instruction, the internal oscillator must be enabled for the clock change to occur. After this instruction is issued, other JTAG instructions can be issued while the CLKUSR pin signal remains as the clock source. The clock source is only reverted back to the internal oscillator by issuing the DIS\_ACTIVE\_CLK instruction or a POR.

### DIS\_ACTIVE\_CLK

The DIS\_ACTIVE\_CLK instruction breaks the CLKUSR enable latch set by the EN\_ACTIVE\_CLK instruction and causes the clock source to revert back to the internal oscillator. After the DIS\_ACTIVE\_CLK instruction is issued, you must continue to clock the CLKUSR pin for 10 clock cycles.



The CLKUSR pin must be clocked at two times the expected DCLK frequency. The CLKUSR pin allows a maximum frequency of 80 MHz (40 MHz DCLK).

### Changing the Start Boot Address of the AP Flash

In the AP configuration scheme which is for Cyclone III devices only, you can change the default configuration boot address of the parallel flash memory to any desired address using the APFC\_BOOT\_ADDR JTAG instruction.

### APFC\_BOOT\_ADDR

The APFC\_BOOT\_ADDR instruction is for Cyclone III devices only and allows you to define a start boot address for the parallel flash memory in the AP configuration scheme.

This instruction shifts in a start boot address for the AP flash. When this instruction becomes the active instruction, the TDI and TDO pins are connected through a 22-bit active boot address shift register. The shifted-in boot address bits get loaded into the 22-bit AP boot address update register, which feeds into the AP controller. The content of the AP boot address update register can be captured and shifted-out of the active boot address shift register from TDO.

The boot address in the boot address shift register and update register are shifted to the right (in the LSB direction) by two bits versus the intended boot address. The reason for this is that the two LSB of the address are not accessible. When this boot address is fed into the AP controller, two 0s are attached in the end as LSB thereby pushing the shifted-in boot address to the left by two bits, which become the actual AP boot address the AP controller gets.

When the remote update feature is enabled, the APFC\_BOOT\_ADDR instruction sets the boot address for the factory configuration only.



The APFC\_BOOT\_ADDR instruction is retained after reconfiguration while the system board is still powered on. However, you must reprogram the instruction whenever you restart the system board.

## Device Configuration Pins

The following tables describe the connections and functionality of all the configuration related pins on the Cyclone III family devices. Table 9-21 summarizes the Cyclone III device family pin configuration.

**Table 9-21.** Cyclone III Configuration Pin Summary (Part 1 of 2)

Bank	Description	Input/Output	Dedicated	Powered By	Configuration Mode
1	FLASH_nCE, nCSO	Output	—	V <sub>CCIO</sub>	AS, AP (2)
6	CRC_ERROR	Output	—	V <sub>CCIO</sub> / Pull-up (1)	Optional, all modes
1	DATA[0]	Input	Yes	V <sub>CCIO</sub>	PS, FPP, AS
		Bidirectional		V <sub>CCIO</sub>	AP (2)
1	DATA[1], ASDO	Input	—	V <sub>CCIO</sub>	FPP
		Output		V <sub>CCIO</sub>	AS
		Bidirectional		V <sub>CCIO</sub>	AP (2)
8	DATA[7..2]	Input	—	V <sub>CCIO</sub>	FPP
		Bidirectional		V <sub>CCIO</sub>	AP (2)
8	DATA[15..8]	Bidirectional	—	V <sub>CCIO</sub>	AP (2)
6	INIT_DONE	Output	—	Pull-up	Optional, all modes
1	nSTATUS	Bidirectional	Yes	Pull-up	All modes
1	nCE	Input	Yes	V <sub>CCIO</sub>	All modes
1	DCLK	Input	Yes	V <sub>CCIO</sub>	PS, FPP
		Output		V <sub>CCIO</sub>	AS, AP (2)
6	CONF_DONE	Bidirectional	Yes	Pull-up	All modes
1	TDI	Input	Yes	V <sub>CCIO</sub>	JTAG
1	TMS	Input	Yes	V <sub>CCIO</sub>	JTAG
1	TCK	Input	Yes	V <sub>CCIO</sub>	JTAG
1	nCONFIG	Input	Yes	V <sub>CCIO</sub>	All modes
6	CLKUSR	Input	—	V <sub>CCIO</sub>	Optional
6	nCEO	Output	—	V <sub>CCIO</sub>	Optional, all modes
6	MSEL[3..0]	Input	Yes	V <sub>CCINT</sub>	All modes
1	TDO	Output	Yes	V <sub>CCIO</sub>	JTAG
7	PADD[14..0]	Output	—	V <sub>CCIO</sub>	AP (2)
8	PADD[19..15]	Output	—	V <sub>CCIO</sub>	AP (2)
6	PADD[23..20]	Output	—	V <sub>CCIO</sub>	AP (2)
1	nRESET	Output	—	V <sub>CCIO</sub>	AP (2)
6	nAVD	Output	—	V <sub>CCIO</sub>	AP (2)
6	nOE	Output	—	V <sub>CCIO</sub>	AP (2)
6	nWE	Output	—	V <sub>CCIO</sub>	AP (2)
5	DEV_OE	Input	—	V <sub>CCIO</sub>	Optional, AP (2)

**Table 9-21.** Cyclone III Configuration Pin Summary (Part 2 of 2)

Bank	Description	Input/Output	Dedicated	Powered By	Configuration Mode
5	DEV_CLRn	Input	—	V <sub>CCIO</sub>	Optional, AP (2)

**Note to Table 9-21:**

- (1) In Cyclone III devices, the CRC\_ERROR pin is a dedicated output by default. Optionally, you can enable the CRC\_ERROR pin as an open-drain output in the **CRC Error Detection** tab from the **Device and Pin Options** dialog box.
- (2) AP configuration is for Cyclone III devices only.

Table 9-22 describes the dedicated configuration pins, which are required to be connected properly on your board for successful configuration. Some of these pins may not be required for your configuration schemes.

**Table 9-22.** Dedicated Configuration Pins on the Cyclone III Device Family (Part 1 of 4)

Pin Name	User Mode	Configuration Scheme	Pin Type	Description
MSEL [3..0]	N/A	All	Input	4-bit configuration input that sets the Cyclone III device family configuration scheme. These pins must be hardwired to V <sub>CCA</sub> or GND. The MSEL [3..0] pins have internal 9-k $\Omega$ pull-down resistors that are always active.  Some of the smaller devices or package options of Cyclone III devices do not have the MSEL [3] pin, therefore AP configuration scheme is not supported.
nCONFIG	N/A	All	Input	Configuration control input. Pulling this pin low with external circuitry during user mode causes the Cyclone III device family to lose its configuration data, enter a reset state, and tri-state all I/O pins. Returning this pin to a logic-high level starts a reconfiguration.
nSTATUS	N/A	All	Bidirectional open-drain	The Cyclone III device family drives nSTATUS low immediately after power-up and releases it after the POR time.  Status output. If an error occurs during configuration, nSTATUS is pulled low by the target device.  Status input. If an external source (for example, another Cyclone III device family) drives the nSTATUS pin low during configuration or initialization, the target device enters an error state.  Driving nSTATUS low after configuration and initialization does not affect the configured device. If a configuration device is used, driving nSTATUS low causes the configuration device to attempt to configure the device, but because the device ignores transitions on nSTATUS in user mode, the device does not reconfigure. To start a reconfiguration, nCONFIG must be pulled low.

**Table 9-22.** Dedicated Configuration Pins on the Cyclone III Device Family (Part 2 of 4)

Pin Name	User Mode	Configuration Scheme	Pin Type	Description
CONF_DONE	N/A	All	Bidirectional open-drain	<p>Status output. The target Cyclone III device family drives the CONF_DONE pin low before and during configuration. After all configuration data is received without error and the initialization cycle starts, the target device releases CONF_DONE.</p> <p>Status input. After all data is received and CONF_DONE goes high, the target device initializes and enters user mode. The CONF_DONE pin must have an external 10-kΩ pull-up resistor in order for the device to initialize.</p> <p>Driving CONF_DONE low after configuration and initialization does not affect the configured device. Do not connect bus holds or ADC to CONF_DONE pin.</p>
nCE	N/A	All	Input	<p>Active-low chip enable. The nCE pin activates the Cyclone III device family with a low signal to allow configuration. The nCE pin must be held low during configuration, initialization, and user-mode. In single-device configuration, it must be tied low. In multi-device configuration, nCE of the first device is tied low while its nCEO pin is connected to nCE of the next device in the chain. The nCE pin must also be held low for successful JTAG programming of the device.</p>
nCEO	N/A if option is on. I/O if option is off.	All	Output open drain	<p>Output that drives low when the Cyclone III device family configuration is complete. In single-device configuration, you can leave this pin floating or use it as a user I/O pin after configuration. In multi-device configuration, this pin feeds the nCE pin of the next device. The nCEO of the last device in the chain is left floating or used as a user I/O pin after configuration.</p> <p>If you use the nCEO pin to feed the nCE pin of the next device, use an external 10-kΩ pull-up resistor to pull the nCEO pin high to the V<sub>CCIO</sub> voltage of its I/O bank to help the internal weak pull-up resistor.</p> <p>If you use the nCEO pin as a user I/O pin after configuration, set the state of the pin on the <b>Dual-Purpose Pin</b> settings.</p>
FLASH_nCE, nCSO	I/O	AS, AP (1)	Output	<p>Output control signal from the Cyclone III device family to the serial configuration device in AS mode that enables the configuration device. This pin functions as nCSO in AS mode and FLASH_NCE pin in AP mode.</p> <p>Output control signal from the Cyclone III device to the parallel flash in AP mode that enables the flash. Connects to the CE# pin on the Numonyx P30 or P33 flash. (1)</p> <p>This pin has an internal pull-up resistor that is always active.</p>

**Table 9-22.** Dedicated Configuration Pins on the Cyclone III Device Family (Part 3 of 4)

Pin Name	User Mode	Configuration Scheme	Pin Type	Description
DCLK	N/A	PS, FPP, AS, AP (1)	Input (PS, FPP). Output (AS, AP)(1)	<p>In PS and FPP configuration, DCLK is the clock input used to clock data from an external source into the target Cyclone III device family. Data is latched into the device on the rising edge of DCLK.</p> <p>In AS mode, DCLK is an output from the Cyclone III device family that provides timing for the configuration interface, it has an internal pull-up resistor (typically 25 kΩ) that is always active.</p> <p>In AP mode, DCLK is an output from the Cyclone III device that provides timing for the configuration interface. (1)</p> <p>After configuration, this pin is tri-stated. In schemes that use a configuration device, DCLK is driven low after configuration is complete. In schemes that use a control host, DCLK must be driven either high or low, whichever is more convenient. Toggling this pin after configuration does not affect the configured device</p>
DATA [0]	I/O	PS, FPP, AS, AP (1)	Input (PS, FPP, AS). Bidirectional (AP)(1)	<p>Data input. In serial configuration modes, bit-wide configuration data is presented to the target Cyclone III device family on the DATA [0] pin.</p> <p>In AS mode, DATA [0] has an internal pull-up resistor that is always active. After AS configuration, DATA [0] is a dedicated input pin with optional user control.</p> <p>After PS or FPP configuration, DATA [0] is available as a user I/O pin and the state of this pin depends on the <b>Dual-Purpose Pin</b> settings.</p> <p>After AP configuration, DATA [0] is a dedicated bidirectional pin with optional user control. (1)</p>
DATA [1], ASDO	I/O	FPP, AS, AP (1)	Input (FPP), Output (AS). Bidirectional (AP) (1)	<p>Data input in non-AS mode. Control signal from the Cyclone III device family to the serial configuration device in AS mode used to read out configuration data. The DATA [1] pin functions as the ASDO pin in AS mode.</p> <p>In AS mode, DATA [1] has an internal pull-up resistor that is always active. After AS configuration, DATA [1] is a dedicated output pin with optional user control.</p> <p>In PS configuration scheme, DATA [1] functions as user I/O pin during configuration, which means it is tri-stated.</p> <p>After FPP configuration, DATA [1] is available as a user I/O pin and the state of this pin depends on the <b>Dual-Purpose Pin</b> settings.</p> <p>In AP configuration scheme, which is for Cyclone III devices only, the byte-wide or word-wide configuration data is presented to the target Cyclone III device on DATA [7 . . 0] or DATA [15 . . 0], respectively. After AP configuration, DATA [1] is a dedicated bidirectional pin with optional user control. (1)</p>

**Table 9-22.** Dedicated Configuration Pins on the Cyclone III Device Family (Part 4 of 4)

Pin Name	User Mode	Configuration Scheme	Pin Type	Description
DATA [7..2]	I/O	FPP, AP (1)	Inputs (FPP). Bidirectional (AP) (1)	Data inputs. In AS or PS configuration scheme, they function as user I/O pins during configuration, which means they are tri-stated. After FPP configuration, DATA [7..2] are available as user I/O pins and the state of these pin depends on the <b>Dual-Purpose Pin</b> settings. The byte-wide or word-wide configuration data is presented to the target Cyclone III device on DATA [7..0] or DATA [15..0], respectively, in AP configuration scheme (for Cyclone III devices only). After AP configuration, DATA [7..2] are dedicated bidirectional pins with optional user control. (1)
DATA [15..8]	I/O	AP (1)	Bidirectional	Data inputs. Word-wide configuration data is presented to the target Cyclone III device on DATA [15..0]. In the PS, FPP, or AS configuration scheme, they function as user I/O pins during configuration, which means they are tri-stated. After AP configuration, DATA [15:8] are dedicated bidirectional pins with optional user control.
PADD [23..0]	I/O	AP (1)	Output	24-bit address bus from the Cyclone III device to the parallel flash in AP mode. Connects to the A [24:1] bus on the Numonyx P30 or P33 flash.
nRESET	I/O	AP (1)	Output	Active-low reset output. Driving the nRESET pin low resets the parallel flash. Connects to the RST# pin on the Numonyx P30 or P33 flash.
nAVD	I/O	AP (1)	Output	Active-low address valid output. Driving the nAVD pin low during read or write operation indicates to the parallel flash that valid address is present on the PADD [23..0] address bus. Connects to the ADV# pin on the Numonyx P30 or P33 flash.
nOE	I/O	AP (1)	Output	Active-low output enable to the parallel flash. Driving the nOE pin low during read operation enables the parallel flash outputs (DATA [15..0]). Connects to the OE# pin on the Numonyx P30 or P33 flash.
nWE	I/O	AP (1)	Output	Active-low write enable to the parallel flash. Driving the nWE pin low during write operation indicates to the parallel flash that data on the DATA [15..0] bus is valid. Connects to the WE# pin on the Numonyx P30 or P33 flash.

**Note to Table 9-22:**

(1) AP configuration scheme is for Cyclone III devices only.

Table 9-23 describes the optional configuration pins. If these optional configuration pins are not enabled in the Quartus II software, they are available as general-purpose user I/O pins. Therefore, during configuration, these pins function as user I/O pins and are tri-stated with weak pull-up resistors.

**Table 9-23.** Optional Configuration Pins

Pin Name	User Mode	Pin Type	Description
CLKUSR	N/A if option is on. I/O if option is off.	Input	Optional user-supplied clock input synchronizes the initialization of one or more devices. This pin is enabled by turning on the <b>Enable user-supplied start-up clock (CLKUSR)</b> option in the Quartus II software.
INIT_DONE	N/A if option is on. I/O if option is off.	Output open-drain	Status pin is used to indicate when the device has initialized and is in user-mode. When $\overline{\text{nCONFIG}}$ is low and during the beginning of configuration, the INIT_DONE pin is tri-stated and pulled high due to an external 10-k $\Omega$ pull-up resistor. After the option bit to enable INIT_DONE is programmed into the device (during the first frame of configuration data), the INIT_DONE pin goes low. When initialization is complete, the INIT_DONE pin is released and pulled high and the device enters user mode. Thus, the monitoring circuitry must be able to detect a low-to-high transition. This pin is enabled by turning on the <b>Enable INIT_DONE output</b> option in the Quartus II software.  The functionality of this pin changes if the <b>Enable OCT_DONE</b> option is enabled in the Quartus II software. This option controls whether the INIT_DONE signal is gated by the OCT_DONE signal, which indicates the Power-Up OCT calibration is completed. If this option is turned off, the INIT_DONE signal is not gated by the OCT_DONE signal
DEV_OE	N/A if option is on. I/O if option is off.	Input	Optional pin that allows you to override all tri-states on the device. When this pin is driven low, all I/O pins are tri-stated; when this pin is driven high, all I/O pins behave as programmed. This pin is enabled by turning on the <b>Enable device-wide output enable (DEV_OE)</b> option in the Quartus II software.
DEV_CLRn	N/A if option is on. I/O if option is off.	Input	Optional pin that allows you to override all clears on all device registers. When this pin is driven low, all registers are cleared; when this pin is driven high, all registers behave as programmed. This pin is enabled by turning on the <b>Enable device-wide reset (DEV_CLRn)</b> option in the Quartus II software.

## Design Security

The design security feature is for Cyclone III LS devices only. The design security feature is not supported in Cyclone III devices.

### Cyclone III LS Design Security Protection

Cyclone III LS device designs are protected from copying, reverse engineering, and tampering using configuration bitstream encryption and anti-tamper features.

#### Security Against Copying

The volatile key is securely stored in the Cyclone III LS device and cannot be read out through any interfaces. The information of your design cannot be copied because the configuration file read-back feature is not supported in Cyclone III LS devices.

#### Security Against Reverse Engineering

Reverse engineering from an encrypted configuration file is very difficult and time consuming because Cyclone III LS configuration file formats are proprietary and the file contains million of bits which require specific decryption. Reverse engineering the Cyclone III LS device is just as difficult because the device is manufactured on the advanced 60-nm process technology.

#### Security Against Tampering

Cyclone III LS devices support the following anti-tamper features:

- Ability to limit JTAG instruction set and provides protection against configuration data readback over the JTAG port
- Ability to clear contents of FPGA logic, configuration memory, user memory, and volatile key
- Error detection (ED) cycle indicator to core Cyclone III LS devices provide a pass or fail indicator at every ED cycle and visibility over intentional or unintentional change of CRAM bits.

### AES Decryption Block

The main purpose of the AES decryption block is to decrypt the configuration bitstream prior to entering configuration. Prior to receiving any encrypted data, you must enter and store the 256-bit volatile key in the device with battery backup. The key is scrambled prior to storing it in the key storage to make it more difficult for anyone to retrieve the stored key via de-capsulation of the device.

## Key Storage

Cyclone III LS devices support volatile key programming. Table 9-24 shows the volatile key features.

**Table 9-24.** Security Key Features

Volatile Key Features	Description
Key programmability	Reprogrammable and erasable
External battery	Required
Key programming method (1)	On-board
Design protection	Secure against copying, reverse engineering, and tampering

**Note to Table 9-24:**

(1) Key programming is carried out via the JTAG interface.

The volatile key clear and key program JTAG instructions from the device core is supported to protect Cyclone III LS devices against tampering. You can clear and reprogram the key from the device core whenever tampering attempt is detected by executing the `KEY_CLR_VREG` and `KEY_PROG_VOL` JTAG instructions to clear and reprogram the volatile key, and then reset the Cyclone III LS device by pulling `nCONFIG` pin low for at least 500 ns. When `nCONFIG` returns to a logic-high level and `nSTATUS` is released by the Cyclone III LS device, reconfiguration begins to configure the Cyclone III LS device with configuration file. After the configuration is successfully completed, observe the `cyclecomplete` signal from error detection block to ensure that reconfigured CRAM bits content is correct for at least one error detection cycle. You can also observe the `cyclecomplete` and `crccerror` signals for any unintentional CRAM bits change.

 `cyclecomplete` is a signal that is routed from error detection block to core for the indication purpose of every complete error detection cycle. You must include the `cycloneiiiils_crcblock` WYSIWYG atom in your design to use the `cyclecomplete` signal. For more information on the SEU mitigation, refer to the *SEU Mitigation in Cyclone III Devices* chapter in volume 1 of the *Cyclone III Device Handbook*.

$V_{CCBAT}$  is a dedicated power supply for the volatile key storage and not shared with other on-chip power supplies, such as  $V_{CCIO}$  or  $V_{CC}$ .  $V_{CCBAT}$  continuously supplies power to the volatile register regardless of the on-chip supply condition. The nominal voltage for this supply is 3.0 V, while its valid operating range is from 1.2 to 3.3 V. If you do not use the volatile security key, you may connect the  $V_{CCBAT}$  to either a 1.8-V, 2.5-V, or 3.0-V power supply.

 After power-up, wait for 200 ms (Standard POR) or 9 ms (Fast POR) before beginning the key programming to ensure that  $V_{CCBAT}$  is at its full rail.

 As an example, BR1220 (-30°C to +80°C) and BR2477A (-40 C to +125°C) are lithium coin-cell type batteries used for volatile key storage purposes.

 For more information on the battery specifications, refer to the *Cyclone III LS Device Data Sheet* chapter in volume 2 of the *Cyclone III Device Handbook*.

## Cyclone III LS Design Security Solution

Cyclone III LS devices are SRAM-based devices. To provide design security, Cyclone III LS devices require a 256-bit volatile key for configuration bitstream encryption.

The Cyclone III LS design security feature provides routing architecture optimization for design separation flow with the Quartus II software. Design separation flow achieves both physical and functional isolation between design partitions.

 For more information regarding the design separation flow, refer to *AN 567: Quartus II Design Separation Flow*.

You can carry out secure configuration in Steps 1–3, as shown in [Figure 9–31](#):

1. Generate the encryption key programming file and encrypt the configuration data.

The Quartus II configuration software uses the user-defined 256-bit volatile keys to generate a key programming file and an encrypted configuration file. The encrypted configuration file is stored in an external memory, such as a flash memory or a configuration device.


2. Program the volatile key into the Cyclone III LS device.

Program the user-defined 256-bit volatile keys into the Cyclone III LS device through the JTAG interface.

3. Configure the Cyclone III LS device.

At system power-up, the external memory device sends the encrypted configuration file to the Cyclone III LS device.

**Figure 9–31.** Cyclone III LS Secure Configuration Flow *(Note 1)*



**Note to Figure 9–31:**

- (1) Step 1, Step 2, and Step 3 correspond to the procedure detailed in “Cyclone III LS Design Security Solution” on page 9–75.

## Available Security Modes

There are several security modes available on Cyclone III LS devices, which are described as follows:

- Volatile Key
- No Key Operation
- FACTORY Mode

### Volatile Key

Secure operation with volatile key programmed and required external battery—this mode accepts both encrypted and unencrypted configuration bitstreams. Use the unencrypted configuration bitstream support for board-level testing only.

### No Key Operation

Only unencrypted configuration bitstreams are allowed to configure the device.

### FACTORY Mode

Upon power up, Cyclone III LS devices must be in the FACTORY mode to program the volatile key. The FACTORY private JTAG instruction must be issued after the device successfully exits from POR and before the device starts loading the core configuration data to enable access to all other instructions from the JTAG pins. The device configuration data and AES volatile key are cleared if the FACTORY instruction is executed.

Table 9-25 summarizes the configuration bitstream and the configuration mode supported for each security mode.

**Table 9-25.** Security Modes Supported

Mode	Function	Configuration File	Allowed Configuration Mode
Volatile Key	Secure	Encrypted	PS with AES (without decompression). FPP with AES (without decompression). Remote update fast AS with AES (without decompression). Fast AS (without decompression).
	Board-Level Testing	Unencrypted	All configuration modes that do not engage the design security feature.
No Key	—	Unencrypted	All configuration modes that do not engage the design security feature.
FACTORY	Volatile Key Programming	—	—

## Remote System Upgrade

Cyclone III devices support remote system upgrade in AS and AP configuration scheme. Cyclone III LS devices support remote system upgrade in AS configuration scheme only. Remote system upgrade can also be implemented with advanced Cyclone III features such as real-time decompression of configuration data in an AS configuration scheme.

- The serial configuration device uses the AS configuration scheme to configure the Cyclone III or Cyclone III LS devices
- The supported parallel flash uses the AP configuration scheme to configure the Cyclone III devices
- Remote system upgrade is not supported in multi-device configuration chain for any configuration scheme.

### Functional Description

The dedicated remote system upgrade circuitry in Cyclone III family devices manages remote configuration and provides error detection, recovery, and status information. User logic or a Nios II processor implemented in the Cyclone III device family logic array provides access to the remote configuration data source and an interface to the configuration memory.



Configuration memory refers to serial configuration devices (EPCS) or supported parallel flash memory, depends on the configuration scheme that is used.

The remote system upgrade process of the Cyclone III device family involves the following steps:

1. A Nios II processor (or user logic) implemented in the Cyclone III device family logic array receives new configuration data from a remote location. The connection to the remote source is a communication protocol such as the transmission control protocol/Internet protocol (TCP/IP), peripheral component interconnect (PCI), user datagram protocol (UDP), universal asynchronous receiver/transmitter (UART), or a proprietary interface.
2. The Nios II processor (or user logic) writes this new configuration data into a configuration memory.
3. The Nios II processor (or user logic) starts a reconfiguration cycle with the new or updated configuration data.
4. The dedicated remote system upgrade circuitry detects and recovers from any error that might occur during or after the reconfiguration cycle, and provides error status information to the user design.

Figure 9-32 shows the steps required for performing remote configuration updates (the numbers in Figure 9-32 coincide with steps 1-4).



**Figure 9-32.** Functional Diagram of Cyclone III Device Family Remote System Upgrade

Figure 9-33 shows the block diagrams to implement remote system upgrade with the AS and AP configuration schemes.

**Figure 9-33.** Remote System Upgrade Block Diagrams for AS and AP Configuration Schemes

Remote system upgrade only supports single-device configuration.

When using remote system upgrade in Cyclone III devices, you must set the mode select pins (MSEL [3 . 0]) to AS or AP configuration scheme. When using remote system upgrade in Cyclone III LS devices, you must set the MSEL [3 . . 0] to AS configuration scheme. The MSEL pin setting in the remote system upgrade mode is the same as the standard configuration mode. Standard configuration mode refers to normal Cyclone III device family configuration mode with no support for remote system upgrades, and the remote system upgrade circuitry is disabled. When using remote system upgrade in Cyclone III device family, you must enable the remote update mode option setting in the Quartus II software. For more information, refer to “Enabling Remote Update” on page 9-79.

## Enabling Remote Update

You can enable or disable remote update for Cyclone III family devices in the Quartus II software before design compilation (in the Compiler Settings menu). To enable remote update in the compiler settings of the project, perform the following steps in the Quartus II software:

1. On the Assignments menu, click **Device**. The **Settings** dialog box appears.
2. Click **Device and Pin Options**. The **Device and Pin Options** dialog box appears.
3. Click the **Configuration** tab.
4. From the **Configuration Mode** list, select **Remote**.
5. Click **OK**.
6. In the **Settings** dialog box, click **OK**.

### Configuration Image Types

When using remote system upgrade, Cyclone III device family configuration bitstreams are classified as factory configuration images or application configuration images. An image, also referred to as a configuration, is a design loaded into the device that performs certain user-defined functions. Each device in your system requires one factory image or with addition of one or more application images. The factory image is a user-defined fall-back, or safe, configuration and is responsible for administering remote updates with the dedicated circuitry. Application images implement user-defined functionality in the target Cyclone III device family. You can include the default application image functionality in the factory image.

## Remote System Upgrade Mode

### Overview

In remote update mode, the Cyclone III device family loads the factory configuration image upon power-up. The user-defined factory configuration determines which application configuration is to be loaded and triggers a reconfiguration cycle. The factory configuration can also contain application logic.

When used with configuration memory, the remote update mode allows an application configuration to start at any flash sector boundary. Additionally, the remote update mode features a user watchdog timer that can detect functional errors in an application configuration.

### Remote Update Mode

When a Cyclone III device family is first powered up in remote update in the AS configuration scheme, it loads the factory configuration located at address `boot_address[23:0] = 24b'0`. Altera recommends storing the factory configuration image for your system at boot address `24b'0` when using the AS configuration scheme. A factory configuration image is a bitstream for the Cyclone III family devices in your system that is programmed during production and is the fall-back image when an error occurs. This image is stored in non-volatile memory and is never updated or modified using remote access. This corresponds to the start address location `0x000000` in the serial configuration device.

When AP configuration is used in Cyclone III devices, the Cyclone III device loads the default factory configuration located at the following address upon device power-up in remote update mode:

`boot_address[23:0] = 24'h010000 = 24'b1 0000 0000 0000 0000`


You can change the default factory configuration address to any desired address using the `APFC_BOOT_ADDR` JTAG instruction. The factory configuration image is stored in non-volatile memory and is never updated or modified using remote access. This corresponds to the default start address location `0x010000` represented in 16-bit word addressing (or the updated address if the default address is changed) in the supported parallel flash memory. For more information on the application of the `APFC_BOOT_ADDR` JTAG instruction in AP configuration scheme, refer to “[JTAG Instructions](#)” on page 9-61.

The factory configuration image is user designed and contains soft logic to:

- Process any errors based on status information from the dedicated remote system upgrade circuitry
- Communicate with the remote host and receive new application configurations, and store the new configuration data in the local non-volatile memory device
- Determine which application configuration is to be loaded into the Cyclone III device family
- Enable or disable the user watchdog timer and load its time-out value (optional)
- Instruct the dedicated remote system upgrade circuitry to start a reconfiguration cycle

Figure 9-34 shows the transitions between the factory and application configurations in remote update mode.

**Figure 9-34.** Transitions Between Configurations in Remote Update Mode



After power up or a configuration error, the factory configuration logic writes the remote system upgrade control register to specify the address of the application configuration to be loaded. The factory configuration also specifies whether or not to enable the user watchdog timer for the application configuration and, if enabled, specifies the timer setting.



Only valid application configurations designed for remote update mode include the logic to reset the timer in user mode. For more information on the user watchdog timer, refer to the “[User Watchdog Timer](#)” on page 9-87.

If there is an error while loading the application configuration, the remote system upgrade status register is written by the dedicated remote system upgrade circuitry of the Cyclone III device family, specifying the cause of the reconfiguration.

The following actions cause the remote system upgrade status register to be written:

- nSTATUS driven low externally
- Internal CRC error
- User watchdog timer time-out
- A configuration reset (logic array nCONFIG signal or external nCONFIG pin assertion)


Cyclone III family devices automatically load the factory configuration located at address `boot_address[23:0] = 24'b0` for the AS configuration scheme, and default address `boot_address[23:0] = 24'h010000` (or the updated address if the default address is changed) for the AP configuration scheme. This user-designed factory configuration reads the remote system upgrade status register to determine the reason for reconfiguration. Then the factory configuration takes the appropriate error recovery steps and writes to the remote system upgrade control register to determine the next application configuration to be loaded.

When Cyclone III family devices successfully load the application configuration, the devices enter user mode. In user mode, the soft logic (Nios II processor or state machine and the remote communication interface) assists the Cyclone III device family in determining when a remote system update is arriving. When a remote system update arrives, the soft logic receives the incoming data, writes it to the configuration memory device, and triggers the device to load the factory configuration. The factory configuration reads the remote system upgrade status register, determines the valid application configuration to load, writes the remote system upgrade control register accordingly, and starts system reconfiguration.

## Dedicated Remote System Upgrade Circuitry

This section explains the implementation of the Cyclone III device family remote system upgrade dedicated circuitry. The remote system upgrade circuitry is implemented in hard logic. This dedicated circuitry interfaces to the user-defined factory application configurations implemented in the Cyclone III device family logic array to provide the complete remote configuration solution. The remote system upgrade circuitry contains the remote system upgrade registers, a watchdog timer, and state machines that control those components. [Figure 9-35](#) shows the data path of the remote system upgrade block.

**Figure 9-35.** Remote System Upgrade Circuit Data Path *(Note 1)*



**Note to Figure 9-35:**

- (1) RU\_DOUT, RU\_SHIFTnLD, RU\_CAPTnUPDT, RU\_CLK, RU\_DIN, RU\_nCONFIG, and RU\_nRSTIMER signals are internally controlled by the ALTREMOTE\_UPDATE megafunction.
- (2) RU\_CLK refers to ALTREMOTE\_UPDATE megafunction block "clock" input. For more information, refer to [Remote Update Circuitry \(ALTREMOTE\\_UPDATE\) Megafunction User Guide](#).

## Remote System Upgrade Registers

The remote system upgrade block contains a series of registers that stores the configuration addresses, watchdog timer settings, and status information. These registers are detailed in [Table 9-26](#).

**Table 9-26.** Remote System Upgrade Registers

Register	Description
Shift register	This register is accessible by the logic array and allows the update, status, and control registers to be written and sampled by user logic. Write access is enabled in remote update mode for factory configurations to allow writes to the update register. Write access is disabled for all application configurations in remote update mode.
Control register	This register contains the current configuration address, the user watchdog timer settings, one option bit for checking early CONF_DONE, and one option bit for selecting the internal oscillator as the startup state machine clock. During a read operation in an application configuration, this register is read into the shift register. When a reconfiguration cycle is started, the contents of the update register are written into the control register.
Update register	This register contains data similar to that in the control register. However, it can only be updated by the factory configuration by shifting data into the shift register and issuing an update operation. When a reconfiguration cycle is triggered by the factory configuration, the control register is updated with the contents of the update register. During a read in a factory configuration, this register is read into the shift register.
Status register	This register is written to by the remote system upgrade circuitry on every reconfiguration to record the cause of the reconfiguration. This information is used by the factory configuration to determine the appropriate action following a reconfiguration. During a capture cycle, this register is read into the shift register.

The control and status registers of the remote system upgrade are clocked by the 10-MHz internal oscillator (the same oscillator that controls the user watchdog timer). However, the shift and update registers of the remote system upgrade are clocked by the maximum frequency of 40-MHz user clock input (RU\_CLK). There is no minimum frequency for RU\_CLK.

### Remote System Upgrade Control Register

The remote system upgrade control register stores the application configuration address, the user watchdog timer settings, and option bits for application configuration. In remote update mode for the AS configuration scheme, the control register address bits are set to all zeros (24 'b0) at power up to load the AS factory configuration. In remote update mode for the AP configuration scheme, the control register address bits are set to 24'h010000 (24'b1 0000 0000 0000) at power up to load the AP default factory configuration. However, for the AP configuration scheme, you can change the default factory configuration address to any desired address using the APFC\_BOOT\_ADDR JTAG instruction. Additionally, a factory configuration in remote update mode has write access to this register.

The control register bit positions are shown in [Figure 9-36](#) and defined in [Table 9-27](#). In the figure, the numbers show the bit position of a setting in a register. For example, bit number 35 is the enable bit for the watchdog timer.

**Figure 9-36.** Remote System Upgrade Control Register

38	37	36	35	34	33	12	11	0
Rsv2	Cd_early	Osc_int	Wd_en	Rsv1	Ru_address[21..0]	Wd_timer[11..0]		

When enabled, the early CONF\_DONE check (Cd\_early) option bit ensures that there is a valid configuration at the boot address specified by the factory configuration and that it is of the proper size. If an invalid configuration is detected or CONF\_DONE pin is asserted too early, the device resets and then reconfigures the factory configuration image. The internal oscillator, as startup state machine clock (Osc\_int) option bit, ensures a functional startup clock to eliminate the hanging of startup when enabled. When all option bits are turned on, they provide complete coverage for the programming and startup portions of the application configuration. It is strongly recommended that you turn on both the Cd\_early and Osc\_int option bits.



The Cd\_early and Osc\_int option bits for the application configuration must be turned on by the factory configuration.

**Table 9-27.** Remote System Upgrade Control Register Contents

Control Register Bit	Value	Definition
Wd_timer[11..0]	12'b000000000000	User watchdog time-out value (most significant 12 bits of 29-bit count value: {wd_timer[11..0], 17'b1000})
Ru_address[21..0]	22'b00000000000000000000	AS configuration address (most significant 22 bits of 24-bit boot address value: boot_address[23:0] = {Ru_address[21..0], 2'b0})
Rsv1	1'b0	Reserved bit
Wd_en	1'b1	User watchdog timer enable bit
Osc_int (1)	1'b1	Internal oscillator as startup state machine clock enable bit
Cd_early (1)	1'b1	Early CONF_DONE check
Rsv2	1'b1	Reserved bit

**Note to Table 9-27:**

(1) Option bit for the application configuration.

**Remote System Upgrade Status Register**

The remote system upgrade status register specifies the reconfiguration trigger condition. The various trigger and error conditions include:

- Cyclical redundancy check (CRC) error during application configuration
- nSTATUS assertion by an external device due to an error
- Cyclone III device family logic array triggered a reconfiguration cycle, possibly after downloading a new application configuration image

- External configuration reset (nCONFIG) assertion
- User watchdog timer time out

Table 9-28 describes the contents of the current state logic in the status register, when the remote system upgrade master state machine is in factory configuration or application configuration accessing the factory information or application information respectively, and the MSEL pin setting is set to AS or AP configuration scheme. The status register bit in Table 9-28 shows the bit positions in a 32-bit logic.

**Table 9-28.** Remote System Upgrade Current State Logic Contents In Status Register (Note 1)

	Status Register Bit	Definition	Description
Factory information (2)	31:30	Master State Machine current state	The current state of the RSU master state machine
	29:24	Reserved bits	Padding bits that are set to all 0's
	23:0	Boot address	The current 24-bit boot address that was used by the AS configuration scheme as the start address to load the current configuration.
Application information 1 (3)	31:30	Master State Machine current state	The current state of the RSU master state machine
	29	User watchdog timer enable bit	The current state of the user watchdog enable, which is active high
	28:0	User watchdog timer time-out value	The current entire 29-bit watchdog time-out value.
Application information 2 (3)	31:30	Master State Machine current state	The current state of the RSU master state machine
	29:24	Reserved bits	Padding bits that are set to all 0's
	23:0	Boot address	The current 24-bit boot address that was used by the AS configuration scheme as the start address to load the current configuration.

**Notes to Table 9-28**

- (1) The MSEL pin setting is in the AS configuration scheme.
- (2) The RSU master state machine is in factory configuration.
- (3) The RSU master state machine is in application configuration.

The previous two application configurations are available in the previous state registers (previous state register 1 and previous state register 2), but only for debugging purposes.

Table 9-29 describes the contents of the previous state register 1 and previous state register 2 in the status register when the MSEL pin setting is set to the AS or AP scheme. The status register bit in Table 9-29 shows the bit positions in a 31-bit register. The previous state register 1 has the same bit definitions as the previous state register 2, except all fields reflect the current state when a reconfiguration source caused the Cyclone III device family to leave the application configuration before the previous application configuration.

**Table 9-29.** Remote System Upgrade Previous State Register 1 and Previous State Register 2 Contents in Status Register (Note 1), (2)

Status Register Bit	Definition	Description
30	nCONFIG source	One-hot, active-high field that describes the reconfiguration source that caused the Cyclone III device family to leave the previous application configuration. If there is a tie, the higher bit order indicates precedence. For example, if nCONFIG and remote system upgrade nCONFIG reach the reconfiguration state machine at the same time, the nCONFIG precedes the remote system upgrade nCONFIG.
29	CRC error source	
28	nSTATUS source	
27	User watchdog timer source	
26	Remote system upgrade nCONFIG source	
25 : 24	Master state machine current state	The state of the master state machine during reconfiguration causes the Cyclone III device family to leave the previous application configuration.
23 : 0	Boot address	The address used by the AS configuration scheme to load the previous application configuration.

**Notes to Table 9-29:**

- (1) The MSEL pin settings are in the AS configuration scheme.
- (2) Bit definitions are the same as previous state register 1, except all fields reflect the current state when a reconfiguration source caused the Cyclone III device family to leave the application configuration before the previous application configuration.

If a capture is inappropriately done, for example, capturing a previous state before the system has entered remote update application configuration for the first time, a value will output from the shift register to indicate that the capture was incorrectly called.

### Remote System Upgrade State Machine

The remote system upgrade control and update registers have identical bit definitions, but serve different roles (for more information, refer to [Table 9-26 on page 9-83](#)). While both registers can only be updated when the device is loaded with a factory configuration image, the update register writes are controlled by the user logic, and the control register writes are controlled by the remote system upgrade state machine.

In factory configurations, the user logic should send the option bits (Cd\_early and Osc\_int), the configuration address, and watchdog timer settings for the next application configuration bit to the update register. When the logic array configuration reset (RU\_nCONFIG) goes high, the remote system upgrade state machine updates the control register with the contents of the update register and starts system reconfiguration from the new application page.



To ensure the successful reconfiguration between the pages, assert RU\_nCONFIG signal for a minimum of 250 ns. This is equivalent to strobing the reconfig input of the ALTREMOTE\_UPDATE megafunction high for a minimum of 250 ns.

If there is an error or reconfiguration trigger condition, the remote system upgrade state machine directs the system to load a factory or application configuration (based on mode and error condition) by setting the control register accordingly.

Table 9-30 lists the contents of the control register after such an event occurs for all possible error or trigger conditions.

The remote system upgrade status register is updated by the dedicated error monitoring circuitry after an error condition but before the factory configuration is loaded.

**Table 9-30.** Control Register Contents After an Error or Reconfiguration Trigger Condition

Reconfiguration Error/Trigger	Control Register Setting In Remote Update
nCONFIG reset	All bits are 0
nSTATUS error	All bits are 0
CORE triggered reconfiguration	Update register
CRC error	All bits are 0
Wd time out	All bits are 0

### User Watchdog Timer

The user watchdog timer prevents a faulty application configuration from stalling the device indefinitely. The system uses the timer to detect functional errors after an application configuration is successfully loaded into the Cyclone III device family.

The user watchdog timer is a counter that counts down from the initial value loaded into the remote system upgrade control register by the factory configuration. The counter is 29 bits wide and has a maximum count value of  $2^{29}$ . When specifying the user watchdog timer value, specify only the most significant 12 bits. Remote system upgrade circuitry appends 17'b1000 to form the 29 bits value for the watchdog timer. The granularity of the timer setting is  $2^{17}$  cycles. The cycle time is based on the frequency of the 10-MHz internal oscillator.

Table 9-31 specifies the operating range of the 10-MHz internal oscillator.

**Table 9-31.** 10-MHz Internal Oscillator Specifications

Minimum	Typical	Maximum	Unit
5	6.5	10	MHz

The user watchdog timer begins counting after the application configuration enters device user mode. This timer must be periodically reloaded or reset by the application configuration before the timer expires by asserting RU\_nRSTIMER. If the application configuration does not reload the user watchdog timer before the count expires, a time-out signal is generated by the remote system upgrade dedicated circuitry. The time-out signal tells the remote system upgrade circuitry to set the user watchdog timer status bit (Wd) in the remote system upgrade status register and reconfigures the device by loading the factory configuration.

 To allow remote system upgrade dedicated circuitry to reset the watchdog timer, you must assert the `RU_nRSTIMER` signal active for a minimum of 250 ns. This is equivalent to strobing the `reset_timer` input of the `ALTREMOTE_UPDATE` megafunction high for a minimum of 250 ns.

The user watchdog timer is not enabled during the configuration cycle of the device. Errors during configuration are detected by the CRC engine. Also, the timer is disabled for factory configuration. Functional errors must not exist in the factory configuration because it is stored and validated during production and is never updated remotely.

 The user watchdog timer is disabled in factory configurations and during the configuration cycle of the application configuration. It is enabled after the application configuration enters user mode.

## Quartus II Software Support

Implementation in your design requires a remote system upgrade interface between the Cyclone III device family logic array and remote system upgrade circuitry. You must also generate configuration files for production and remote programming of the system configuration memory. The Quartus II software provides these features.

The two implementation options, `ALTREMOTE_UPDATE` megafunction and remote system upgrade atom, are for the interface between the remote system upgrade circuitry and the device logic array interface. Using the megafunction block instead of creating your own logic saves design time and offers more efficient logic synthesis and device implementation.

 For more information on the `ALTREMOTE_UPDATE` megafunction, refer to the [\*Remote Update Circuitry \(ALTREMOTE\\_UPDATE\) Megafunction User Guide\*](#)

## Chapter Revision History

Table 9-32 shows the revision history for this chapter.

**Table 9-32.** Chapter Revision History

<b>Date and Document Version</b>	<b>Changes Made</b>	<b>Summary of Changes</b>
July 2009 v1.1	Made a minor correction to the part number	—
June 2009 v1.0	Initial release	—



101 Innovation Drive  
San Jose, CA 95134  
[www.altera.com](http://www.altera.com)  
Technical Support  
[www.altera.com/support](http://www.altera.com/support)

Copyright © 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. RSDS and PPDS are registered trademarks of National Semiconductor. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



I.S. EN ISO 9001

## Introduction

Cyclone® III family devices (Cyclone III and Cyclone III LS devices) offer hot socketing, which is also known as hot plug-in or hot swap, and power sequencing support without the use of any external devices. You can insert or remove Cyclone III family devices or a board in a system during system operation without causing undesirable effects to the running system bus or the board that is inserted into the system.

The hot socketing feature removes some of the difficulties that you encounter when you use Cyclone III family devices on a PCB that contains a mixture of 3.0, 2.5, 1.8, 1.5 and 1.2 V devices. With the hot socketing feature of Cyclone III family devices, you no longer need to ensure a proper power up sequence for each device on the board.

Cyclone III family devices hot socketing feature provides:

- Board or device insertion and removal without external components or board manipulation
- Support for any power-up sequence
- Non-intrusive I/O buffers to system buses during hot insertion

This chapter also discusses the power-on reset (POR) circuitry in Cyclone III family devices. The POR circuitry keeps the devices in the reset state until the power supplies are in operating range.

## Hot-Socketing Specifications

Cyclone III family devices are hot-socketing compliant without the need for any external components or special design requirements. Hot socketing support in Cyclone III family devices have the following advantages:

- You can drive the device before power up without damaging the device.
- I/O pins remain tristated during power up. The device does not drive out before or during power up, therefore not affecting other buses in operation.

## Devices Driven Before Power-Up

You can drive signals into I/O pins, dedicated input pins, and dedicated clock pins of Cyclone III family devices before or during power up or power down without damaging the device. Cyclone III family devices support any power up or power down sequence ( $V_{CCIO}$ ,  $V_{CCINT}$ ) to simplify system level design.

## I/O Pins Remain Tristated During Power-Up

The output buffers of Cyclone III family devices are turned off during system power up or power down. Cyclone III family devices do not drive out until the device is configured and working in recommended operating conditions. The I/O pins are tristated until the device enters user mode with a weak pull-up resistor (R) to  $V_{CCIO}$ .

You can power up or power down the  $V_{CCIO}$ ,  $V_{CCA}$ , and  $V_{CCINT}$  pins in any sequence. The  $V_{CCIO}$ ,  $V_{CCA}$ , and  $V_{CCINT}$  must have monotonic rise to their steady state levels. The maximum power ramp rate for fast POR time is 3 ms, and 50 ms for standard POR time, respectively. The minimum power ramp rate is 50  $\mu$ s.  $V_{CCIO}$  for all I/O banks must be powered up during device operation. All  $V_{CCA}$  pins must be powered to 2.5 V (even when PLLs are not used), and must be powered up and powered down at the same time.  $V_{CCD\_PLL}$  must always be connected to  $V_{CCINT}$  through a decoupling capacitor and ferrite bead. During hot socketing, the I/O pin capacitance is less than 15 pF and the clock pin capacitance is less than 20 pF.

Cyclone III family devices meet the following hot socketing specification:

- The hot-socketing DC specification is  $|I_{IOPIN}| < 300 \mu\text{A}$
- The hot-socketing AC specification is  $|I_{IOPIN}| < 8 \text{ mA}$  for the ramp rate of 10 ns or more

For ramp rates faster than 10 ns on I/O pins,  $|I_{IOPIN}|$  is obtained with the equation  $I = C dv/dt$ , in which C is the I/O pin capacitance and  $dv/dt$  is the slew rate. The hot-socketing specification takes into account the pin capacitance but not board trace and external loading capacitance. You must consider additional or separate capacitance for trace, connector, and loading.  $I_{IOPIN}$  is the current for any user I/O pins on the device. The DC specification applies when all  $V_{CC}$  supplied to the device is stable in the powered-up or powered-down conditions.

A possible concern for semiconductor devices in general regarding hot socketing is the potential for latch up. Latch up can occur when electrical subsystems are hot-socketed into an active system. During hot socketing, the signal pins may be connected and driven by the active system before the power supply can provide current to the  $V_{CC}$  of the device and ground planes. This condition can lead to latch up and cause a low-impedance path from  $V_{CC}$  to ground in the device. As a result, the device extends a large amount of current, thus possibly causing electrical damage.

The design of the I/O buffers and hot socketing circuitry ensures that Cyclone III family devices are immune to latch up during hot socketing.

 For more information on the hot socketing specification, refer to the *Cyclone III Device Data Sheet* and *Cyclone III LS Device Data Sheet* chapters in volume 2 of the *Cyclone III Device Handbook* and the *Hot-Socketing and Power-Sequencing Feature and Testing for Altera Devices* white paper.



## POR Circuitry

Cyclone III family devices contain POR circuitry to keep the device in a reset state until the power supply voltage levels have stabilized during power up. During POR, all user I/O pins are tristated until the  $V_{CC}$  reaches the recommended operating levels. In addition, the POR circuitry also ensures the  $V_{CCIO}$  level of I/O banks 1, 6, 7, and 8 that contains configuration pins reach an acceptable level before configuration is triggered.

The POR circuit of the Cyclone III device monitors the  $V_{CCINT}$ ,  $V_{CCIO}$ , and  $V_{CCA}$  pins during power-on. The enhanced POR circuit of the Cyclone III LS device includes monitoring  $V_{CCBAT}$  to ensure that  $V_{CCBAT}$  is always at the minimum requirement voltage level.

 The  $V_{CCBAT}$  power supply is the new design security feature power supply introduced for Cyclone III LS devices only, and Cyclone III devices do not have  $V_{CCBAT}$  power supply.

After Cyclone III family devices enter user mode, the POR circuit continues to monitor the  $V_{CCINT}$  and  $V_{CCA}$  pins so that a brown-out condition during user mode is detected. If the  $V_{CCINT}$  and  $V_{CCA}$  voltage sag below the POR trip point during user mode, the POR circuit resets the device. If the  $V_{CCIO}$  voltage sags during user mode, the POR circuit does not reset the device.

In some applications, it is necessary for a device to wake up very quickly to begin operation. Cyclone III family devices offer the Fast-On feature to support fast wake-up time applications. For Cyclone III family devices, the  $MSEL_i[3..0]$  pin settings determine the POR time ( $t_{POR}$ ) of the device. Fast POR ranges from 3 ms to 9 ms while standard POR ranges from 50 ms to 200 ms.

 For more information on the  $MSEL_i[3..0]$  pin settings, refer to the *Configuration, Design Security, and Remote System Upgrades in Cyclone III Devices* chapter in volume 1 of the *Cyclone III Device Handbook*.

 For more information on the  $V_{CCBAT}$  pin connection, refer to the *Cyclone III Device Family Pin Connection Guidelines*.

## Chapter Revision History

Table 10-1 shows the revision history for this chapter.

**Table 10-1.** Chapter Revision History

Date and Document Version	Changes Made	Summary of Changes
July 2009 v3.1	Made minor correction to the part number	—
June 2009 v3.0	<ul style="list-style-type: none"> <li>■ Updated chapter part number</li> <li>■ Updated “I/O Pins Remain Tristated During Power-Up” on page 10-2</li> <li>■ Updated “Hot-Socketing Feature Implementation” on page 10-3</li> <li>■ Updated “POR Circuitry” on page 10-4</li> </ul>	Updated to include Cyclone III LS information
October 2008 v1.2	<ul style="list-style-type: none"> <li>■ Updated chapter to new template</li> <li>■ Added handnote to the “Cyclone III Hot-Socketing Specifications” section</li> </ul>	—
July 2007 v1.1	<ul style="list-style-type: none"> <li>■ Updated “I/O Pins Remain Tri-stated During Power-Up” section</li> <li>■ Updated Figure 10-3</li> <li>■ Added chapter TOC and “Referenced Documents” section</li> </ul>	Added information that the power supply voltages must rise monotonically to their steady state levels
March 2007 v1.0	Initial release.	—



101 Innovation Drive  
San Jose, CA 95134  
[www.altera.com](http://www.altera.com)  
Technical Support  
[www.altera.com/support](http://www.altera.com/support)

Copyright © 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. RSDS and PPDS are registered trademarks of National Semiconductor. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



I.S. EN ISO 9001

## Introduction

Dedicated circuitry built into Cyclone® III family devices (Cyclone III and Cyclone III LS devices) consist of a cyclical redundancy check (CRC) error detection feature that can optionally check for a single-event upset (SEU) continuously and automatically.

In critical applications used in the fields of avionics, telecommunications, system control, medical, and military applications, it is important to be able to:

- Confirm the accuracy of the configuration data stored in an FPGA device
- Alert the system to an occurrence of a configuration error

This chapter describes how to activate and use the error detection CRC feature in user mode and describes how to recover from configuration errors caused by CRC error. Using the CRC error detection feature for Cyclone III family devices does not impact fitting or performance.

This chapter contains the following sections:

- “Error Detection Fundamentals” on page 11-1
- “Configuration Error Detection” on page 11-2
- “User Mode Error Detection” on page 11-2
- “Automated SEU Detection” on page 11-3
- “Error Detection Pin Description” on page 11-3
- “CRC\_ERROR Pin” on page 11-4
- “Error Detection Block” on page 11-4
- “Error Detection Timing” on page 11-5
- “Software Support” on page 11-7
- “Recovering from CRC Errors” on page 11-10

## Error Detection Fundamentals

Error detection determines if the data received through an input device is corrupted during transmission. In validating the data, the transmitter uses a function to calculate a checksum value for the data and appends the checksum to the original data frame. The receiver uses the same calculation methodology to generate a checksum for the received data frame and compares the received checksum to the transmitted checksum. If the two checksum values are equal, the received data frame is correct and no data corruption has occurred during transmission or storage.

The error detection CRC feature in Cyclone III family devices puts theory into practice. In user mode, the error detection CRC feature in Cyclone III family devices ensures the integrity of the configuration data.

## Configuration Error Detection

In configuration mode, a frame-based CRC is stored in the configuration data and contains the CRC value for each data frame.

During configuration, Cyclone III family devices calculates the CRC value based on the frame of data that is received and compares it against the frame CRC value in the data stream. Configuration continues until either the device detects an error or all the values are calculated.

For Cyclone III family devices, the CRC is computed by the Quartus® II software and downloaded into the device as part of the configuration bit stream. These devices store the CRC in the 32-bit storage register at the end of the configuration mode.

## User Mode Error Detection

Soft errors are changes in a configuration random-access memory (CRAM) bit state due to an ionizing particle. Cyclone III family devices have built-in error detection circuitry to detect data corruption by soft errors in the CRAM cells.

This error detection capability continuously computes the CRC of the configured CRAM bits based on the contents of the device and compares it with the pre-calculated CRC value obtained at the end of the configuration. If the CRCs match, there is no error in the current configuration CRAM bits. The process of error detection continues until the device is reset (by setting `nCONFIG` to low).

Cyclone III family devices error detection feature does not check memory blocks and I/O buffers. These device memory blocks support parity bits that are used to check the contents of memory blocks for any error. The I/O buffers are not verified during error detection because the parity bits use flip-flops as storage elements that are more resistant to soft errors. Similar flip-flops are used to store the pre-calculated CRC and other error detection circuitry option bits.

The error detection circuitry in Cyclone III family devices uses a 32-bit CRC IEEE 802 standard and a 32-bit polynomial as the CRC generator. Therefore, a single 32-bit CRC calculation is performed by the device. If a soft error does not occur, the resulting 32-bit signature value is `0x000000`, which results in a 0 on the output signal `CRC_ERROR`. If a soft error occurs in the device, the resulting signature value is non-zero and the `CRC_ERROR` output signal is 1.

You can inject a soft error by changing the 32-bit CRC storage register in the CRC circuitry. After verifying the failure induced, you can restore the 32-bit CRC value to the correct CRC value using the same instruction and inserting the correct value.



Be sure to read out the correct value before updating it with a known bad value.

In user mode, Cyclone III family devices support the `CHANGE_EDREG` JTAG instruction, which allows you to write to the 32-bit storage register. You can use Jam™ STAPL files (`.jam`) to automate the testing and verification process. This instruction can only be executed when the device is in user mode, and it is a powerful design feature that enables you to dynamically verify the CRC functionality in-system without having to reconfigure the device. You can then switch to use the CRC circuit to check for real errors induced by an SEU.

Table 11-1 shows the CHANGE\_EDREG JTAG instructions.

**Table 11-1.** CHANGE\_EDREG JTAG Instruction

JTAG Instruction	Instruction Code	Description
CHANGE_EDREG	00 0001 0101	This instruction connects the 32-bit CRC storage register between TDI and TDO. Any precomputed CRC is loaded into the CRC storage register to test the operation of the error detection CRC circuitry at the CRC_ERROR pin.

 After the test completes, Altera® recommends that you power cycle the device.

## Automated SEU Detection

Cyclone III family devices offer on-chip circuitry for automated checking of SEU detection. Applications that require the device to operate error-free at high elevations or in close proximity to earth’s North or South Pole require periodic checks to ensure continued data integrity. The error detection cyclic redundancy code feature controlled by the **Device and Pin Options** dialog box in the Quartus II software uses a 32-bit CRC circuit to ensure data reliability and is one of the best options for mitigating SEU.

You can implement the error detection CRC feature with existing circuitry in Cyclone III family devices, eliminating the need for external logic. The CRC is computed by the device during configuration and checked against an automatically computed CRC during normal operation. The CRC\_ERROR pin reports a soft error when configuration CRAM data is corrupted, and you must decide whether to reconfigure the FPGA by strobing the nCONFIG pin low or ignore the error.

## Error Detection Pin Description

A specific error detection pin, CRC\_ERROR, is required to monitor the results of the error detection circuitry during user mode.

## CRC\_ERROR Pin

Table 11-2 describes the CRC\_ERROR pin.

**Table 11-2.** CRC\_ERROR Pin Description

Device	CRC_ERROR Pin Type	Description
Cyclone III	Dedicated Output or Open Drain Output (Optional)	By default, the Quartus II software sets the CRC_ERROR pin as a dedicated output. If the CRC_ERROR pin is used as a dedicated output, you must ensure that the $V_{CCIO}$ of the bank in which the pin resides meets the input voltage specification of the system receiving the signal. Optionally, you can set this pin to be an open-drain output by enabling the option in the Quartus II software from the <b>Error Detection CRC</b> tab of the <b>Device and Pin Options</b> dialog box. Using the pin as an open-drain provides an advantage on the voltage leveling. To use this pin as open-drain, you can tie this pin to $V_{CCIO}$ of Bank 1 through a 10-k $\Omega$ pull-resistor. Alternatively, depending on the voltage input specification of the system receiving the signal, you can tie the pull-up resistor to a different pull-up voltage.
Cyclone III LS	Open Drain Output	To use the CRC_ERROR pin, you can either tie this pin to $V_{CCIO}$ through a 10-k $\Omega$ pull-up resistor, or depending on input voltage specification of the system receiving the signal, you can tie this pin to a different pull-up voltage.

 The CRC\_ERROR pin information for Cyclone III family devices is reported in the [Cyclone III Devices Pin-Outs](#) on the Altera website.

 WYSIWYG is an optimization technique which performs optimization on VQM (Verilog Quartus Mapping) netlist in the Quartus II software.

## Error Detection Block

Table 11-3 shows the types of CRC detection to check the configuration bits.

**Table 11-3.** Types of CRC Detection to Check the Configuration Bits

First Type of CRC Detection	Second Type of CRC Detection
<ul style="list-style-type: none"> <li>■ CRAM error checking ability (32-bit CRC) during user mode, for use by the CRC_ERROR pin.</li> <li>■ There is only one 32-bit CRC value, and this value covers all the CRAM data.</li> </ul>	<ul style="list-style-type: none"> <li>■ 16-bit CRC embedded in every configuration data frame.</li> <li>■ During configuration, after a frame of data is loaded into the device, the pre-computed CRC is shifted into the CRC circuitry.</li> <li>■ Simultaneously, the CRC value for the data frame shifted-in is calculated. If the pre-computed CRC and calculated CRC values do not match, nSTATUS is set low.</li> <li>■ Every data frame has a 16-bit CRC, and therefore, there are many 16-bit CRC values for the whole configuration bit stream.</li> <li>■ Every device has a different length of configuration data frame.</li> </ul>

This section focuses on the first type—the 32-bit CRC when the device is in user mode.

## Error Detection Registers

There are two sets of 32-bit registers in the error detection circuitry that store the computed CRC signature and pre-calculated CRC value. A non-zero value on the signature register causes the `CRC_ERROR` pin to set high.

Figure 11-1 shows the block diagram of the error detection block and the two related 32-bit registers: the signature register and the storage register.

Figure 11-1. Error Detection Block Diagram




Table 11-4 defines the registers shown in Figure 11-1.

Table 11-4. Error Detection Registers

Register	Function
32-bit signature register	This register contains the CRC signature. The signature register contains the result of the user mode calculated CRC value compared against the pre-calculated CRC value. If no errors are detected, the signature register is all zeros. A non-zero signature register indicates an error in the configuration CRAM contents. The <code>CRC_ERROR</code> signal is derived from the contents of this register.
32-bit storage register	This register is loaded with the 32-bit pre-computed CRC signature at the end of the configuration stage. The signature is then loaded into the 32-bit CRC circuit (called the Compute and Compare CRC block, as shown in Figure 11-1) during user mode to calculate the CRC error. This register forms a 32-bit scan chain during execution of the <code>CHANGE_EDREG</code> JTAG instruction. The <code>CHANGE_EDREG</code> JTAG instruction can change the content of the storage register. Therefore, the functionality of the error detection CRC circuitry is checked in-system by executing the instruction to inject an error during the operation. The operation of the device is not halted when issuing the <code>CHANGE_EDREG</code> instruction.

## Error Detection Timing

When the error detection CRC feature is enabled through the Quartus II software, the device automatically activates the CRC process upon entering user mode after configuration and initialization is complete.

The `CRC_ERROR` pin is driven low until the error detection circuitry has detected a corrupted bit in the previous CRC calculation. Once the pin goes high, it remains high during the next CRC calculation. This pin does not log the previous CRC calculation. If the new CRC calculation does not contain any corrupted bits, the `CRC_ERROR` pin is driven low. The error detection runs until the device is reset.

The error detection circuitry runs off an internal configuration oscillator with a divisor that sets the maximum frequency.

Table 11-5 shows the minimum and maximum error detection frequencies.

**Table 11-5.** Minimum and Maximum Error Detection Frequencies

Device Type	Error Detection Frequency	Maximum Error Detection Frequency	Minimum Error Detection Frequency	Valid Divisors (2 <sup>n</sup> )
Cyclone III device family	80 MHz/2 <sup>n</sup>	80 MHz	312.5 kHz	0, 1, 2, 3, 4, 5, 6, 7, 8

You can set a lower clock frequency by specifying a division factor in the Quartus II software (for more information, refer to “Software Support” on page 11-7). The divisor is a power of two (2), where *n* is between 0 and 8. The divisor ranges from one through 256. Refer to Equation 11-1.

**Equation 11-1.**

$$\text{Error detection frequency} = \frac{80 \text{ MHz}}{2^n}$$

CRC calculation time depends on the device and the error detection clock frequency.

Table 11-6 shows the estimated time for each CRC calculation with minimum and maximum clock frequencies for Cyclone III family devices.

**Table 11-6.** CRC Calculation Time

Device		Minimum Time (ms) (1)	Maximum Time (s) (2)
Cyclone III	EP3C5	5	2.29
	EP3C10	5	2.29
	EP3C16	7	3.17
	EP3C25	9	4.51
	EP3C40	15	7.48
	EP3C55	23	11.77
	EP3C80	31	15.81
	EP3C120	45	22.67
Cyclone III LS	EP3CLS70	42	21.24
	EP3CLS100	42	21.24
	EP3CLS150	79	40.27
	EP3CLS200	79	40.27

**Notes to Table 11-6:**

- (1) The minimum time corresponds to the maximum error detection clock frequency and may vary with different processes, voltages, and temperatures (PVT).
- (2) The maximum time corresponds to the minimum error detection clock frequency and may vary with different PVT.

## Software Support

Enabling this feature in the Quartus II software generates the CRC\_ERROR output to the optional dual purpose CRC\_ERROR pin.


To enable the error detection feature using CRC, perform the following steps:

1. Open the Quartus II software and load a project using Cyclone III family devices.
2. On the Assignments menu, click **Settings**. The **Settings** dialog box appears.
3. In the Category list, select **Device**. The **Device** page appears.
4. Click **Device and Pin Options**, as shown in [Figure 11-2](#).
5. In the **Device and Pin Options** dialog box, click the **Error Detection CRC** tab.
6. Turn on **Enable error detection CRC**.
7. In the **Divide error check frequency by** box, enter a valid divisor as documented in [Table 11-5](#) on page 11-6.

 The divisor value divides down the frequency of the configuration oscillator output clock. This output clock is used as the clock source for the error detection process.

8. Click **OK**.

**Figure 11-2.** Enabling the Error Detection CRC Feature in the Quartus II Software




 For Cyclone III LS devices, the “Enable Open Drain on CRC Error Pin” option is not available because the Quartus II software sets the CRC\_ERROR pin for the Cyclone III LS device as open drain output by default.

## Accessing Error Detection Block Through User Logic

The error detection circuit stores the computed 32-bit CRC signature in a 32-bit register. This signature is read out by user logic from the core. The `<device>_crcblock` primitive is a WYSIWYG component used to establish the interface from user logic to the error detection circuit. The `<device>_crcblock` primitive atom contains the input and output ports that must be included in the atom. To access the logic array, the `<device>_crcblock` WYSIWYG atom must be inserted into your design.

Figure 11-3 shows the error detection block diagram in FPGA devices and shows the interface which the WYSIWYG atom enables in your design.

**Figure 11-3.** Error Detection Block Diagram



 The user logic is affected by the soft error failure, thus reading out the 32-bit CRC signature through the `regout` should not be relied upon to detect a soft error. You should rely on the `CRC_ERROR` output signal itself, because this `CRC_ERROR` output signal cannot be affected by soft error.

To enable `<device>_crcblock` WYSIWYG atom, you must name the atom for each Cyclone III family devices accordingly.

Table 11-7 shows the name of the WYSIWYG atom for Cyclone III family devices.

**Table 11-7.** WYSIWYG Atoms

Device	WYSIWYG Atom
Cyclone III	<code>cycloneiii_crcblock</code>
Cyclone III LS	<code>cycloneiiiils_crcblock</code>



To enable the `cycloneiii_crcblock` primitive in version 8.0 SP1 or earlier of the Quartus II software, turn on the error detection CRC feature in the **Device and Pins Options** dialog box. This is not required when you are using version 8.1 and later of the Quartus II software.

Example 11-1 shows an example on how to define the input and output ports of a WYSIWYG atom in a Cyclone III LS device.

**Example 11-1.** Error Detection Block Diagram

```
cycloneiiiils_crcblock<crcblock_name>
(
    .clk(<clock source>),
    .shiftnld(<shiftnld source>),
    .ldsrc(<ldsrc source>),
    .crcerror(<crcerror out destination>),
    .regout(<output destination>),
    .cyclecomplete(<cyclecomplete destination>),
);
```

Table 11-8 shows the input and output ports that must be included in the atom. The input and output ports of the atoms for Cyclone III family devices are similar, except for the `cyclecomplete` port which is for Cyclone III LS devices only.

**Table 11-8.** CRC Block Input and Output Ports (Part 1 of 2)

Port	Input/Output	Definition
<code>&lt;crcblock_name&gt;</code>	Input	Unique identifier for the CRC block, and represents any identifier name that is legal for the given description language (For example Verilog HDL, VHDL, AHDL). This field is required.
<code>.clk (&lt;clock source&gt;</code>	Input	This signal designates the clock input of this cell. All operations of this cell are with respect to the rising edge of the clock. Whether it is the loading of the data into the cell or data out of the cell, it always occurs on the rising edge. This port is required.
<code>.shiftnld (&lt;shiftnld source&gt;</code>	Input	This signal is an input into the error detection block. If <code>shiftnld=1</code> , the data is shifted from the internal shift register to the <code>regout</code> at each rising edge of <code>clk</code> . If <code>shiftnld=0</code> , the shift register parallel loads either the pre-calculated CRC value or the update register contents depending on the <code>ldsrc</code> port input. This port is required.

**Table 11-8.** CRC Block Input and Output Ports (Part 2 of 2)

Port	Input/Output	Definition
<code>.ldsrc</code> (<ldsrc source>)	Input	This signal is an input into the error detection block. If <code>ldsrc=0</code> , the pre-computed CRC register is selected for loading into the 32-bit shift register at the rising edge of <code>clk</code> when <code>shiftnld=0</code> . If <code>ldsrc=1</code> , the signature register (result of the CRC calculation) is selected for loading into the shift register at the rising edge of <code>clk</code> when <code>shiftnld=0</code> . This port is ignored when <code>shiftnld=1</code> . This port is required.
<code>.crcerror</code> (<crcerror indicator output>)	Output	This signal is the output of the cell that is synchronized to the internal oscillator of the device (80-MHz internal oscillator) and not to the <code>clk</code> port. It asserts high if the error block detects that a SRAM bit has flipped and the internal CRC computation has shown a difference with respect to the pre-computed value. This signal must be connected either to an output pin or a bidirectional pin. If it is connected to an output pin, you can only monitor the <code>CRC_ERROR</code> pin (the core cannot access this output). If the <code>CRC_ERROR</code> signal is used by core logic to read error detection logic, this signal must be connected to a <code>BIDIR</code> pin. The signal is fed to the core indirectly by feeding a <code>BIDIR</code> pin that has its output enable port connected to VCC (see <a href="#">Figure 11-3 on page 11-8</a> ).
<code>.regout</code> (<registered output>)	Output	This signal is the output of the error detection shift register synchronized to the <code>clk</code> port, to be read by core logic. It shifts one bit at each cycle, so you should clock the <code>clk</code> signal 31 cycles to read out the 32 bits of the shift register.
<code>.cyclecomplete</code> (<cyclone complete indicator output>)	Output	This signal is for <code>cycloneiiiils_crcblock</code> only. This output signal is synchronized to the internal oscillator of the device (80-MHz internal oscillator), and not to the <code>clk</code> port. The signal asserts high for one clock cyclone every time an error detection cyclone completes.

## Recovering from CRC Errors

The system that the Altera FPGA resides in must control device reconfiguration. After detecting an error on the `CRC_ERROR` pin, strobing the `nCONFIG` low directs the system to perform the reconfiguration at a time when it is safe for the system to reconfigure the FPGA.

When the data bit is rewritten with the correct value by reconfiguring the device, the device functions correctly.

While soft errors are uncommon in Altera devices, certain high-reliability applications might require a design to account for these errors.

## Chapter Revision History

Table 11-9 shows the revision history for this chapter.

**Table 11-9.** Chapter Revision History

Date and Document Version	Changes Made	Summary of Changes
July 2009 v2.1	Made minor correction to the part number	—
June 2009 v2.0	<ul style="list-style-type: none"> <li>■ Updated chapter part number</li> <li>■ Updated “Introduction” on page 11-1</li> <li>■ Updated Table 11-6 on page 11-6 and Table 11-8 on page 11-9</li> <li>■ Updated Figure 11-2 on page 11-7</li> <li>■ Updated “Accessing Error Detection Block Through User Logic” on page 11-8</li> </ul>	Updated to include Cyclone III LS information
October 2008 v1.3	<ul style="list-style-type: none"> <li>■ Added chapter “Accessing Error Detection Block through User Logic” to document</li> <li>■ Updated chapter to new template</li> </ul>	—
May 2008 V1.2	<ul style="list-style-type: none"> <li>■ Updated Table 11-2</li> </ul>	—
July 2007 v1.1	<ul style="list-style-type: none"> <li>■ Added chapter TOC to document</li> </ul>	—
March 2007 v1.0	Initial release.	—



101 Innovation Drive  
San Jose, CA 95134  
[www.altera.com](http://www.altera.com)  
Technical Support  
[www.altera.com/support](http://www.altera.com/support)

Copyright © 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. RSDS and PPDS are registered trademarks of National Semiconductor. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



## Introduction

This chapter provides guidelines on using the IEEE Std. 1149.1 boundary-scan test (BST) circuitry in Cyclone® III family devices (Cyclone III and Cyclone III LS devices). BST architecture tests pin connections without using physical test probes, and captures functional data while a device is operating normally. Boundary-scan cells (BSCs) in a device can force signals onto pins or capture data from pin or logic array signals. Forced test data is serially shifted into the boundary-scan cells. Captured data is serially shifted out and externally compared to expected results.

This chapter contains the following sections:

- “IEEE Std. 1149.1 BST Architecture” on page 12–1
- “IEEE Std. 1149.1 BST Operation Control” on page 12–2
- “I/O Voltage Support in a JTAG Chain” on page 12–5
- “Guidelines for IEEE Std. 1149.1 BST” on page 12–6
- “Boundary-Scan Description Language Support” on page 12–7

## IEEE Std. 1149.1 BST Architecture

Cyclone III family devices operating in the IEEE Std. 1149.1 BST mode use four required pins:

- TDI
- TDO
- TMS
- TCK

The TCK pin has an internal weak pull-down resistor, while the TDI and TMS pins have weak internal pull-up resistors. The TDO output pin and all the JTAG input pins are powered by the 2.5-V or 3.0-V  $V_{CCIO}$  supply. All user I/O pins are tri-stated during JTAG configuration.



For recommendations on how to connect a JTAG chain with multiple voltages across the devices in the chain, refer to [“I/O Voltage Support in a JTAG Chain” on page 12–5](#).



For more information on the description and functionality of all JTAG pins, registers used by the IEEE Std. 1149.1 BST circuitry, and the test access port (TAP) controller, refer to [AN39: IEEE 1149.1 \(JTAG\) Boundary-Scan Testing in Altera Devices](#).

## IEEE Std. 1149.1 BST Operation Control

Table 12-1 shows the boundary-scan register length for devices in Cyclone III family devices.

**Table 12-1.** Boundary-Scan Register Length for Cyclone III Family Devices

Family	Device	Boundary-Scan Register Length
Cyclone III	EP3C5	603
	EP3C10	603
	EP3C16	1,080
	EP3C25	732
	EP3C40	1,632
	EP3C55	1,164
	EP3C80	1,314
	EP3C120	1,620
Cyclone III LS	EP3CLS70	1,314
	EP3CLS100	1,314
	EP3CLS150	1,314
	EP3CLS200	1,314

Table 12-2 shows the IDCODE information for devices in Cyclone III family devices.

**Table 12-2.** Device IDCODE for Cyclone III Family Devices

Family	Device	IDCODE (32 Bits) <i>(Note 1)</i>			
		Version (4 Bits)	Part Number (16 Bits)	Manufacturer Identity (11 Bits)	LSB (1 Bit) <i>(2)</i>
Cyclone III	EP3C5	0000	0010 0000 1111 0001	000 0110 1110	1
	EP3C10	0000	0010 0000 1111 0001	000 0110 1110	1
	EP3C16	0000	0010 0000 1111 0010	000 0110 1110	1
	EP3C25	0000	0010 0000 1111 0011	000 0110 1110	1
	EP3C40	0000	0010 0000 1111 0100	000 0110 1110	1
	EP3C55	0000	0010 0000 1111 0101	000 0110 1110	1
	EP3C80	0000	0010 0000 1111 0110	000 0110 1110	1
	EP3C120	0000	0010 0000 1111 0111	000 0110 1110	1
Cyclone III LS	EP3CLS70	0000	0010 0111 0000 0001	000 0110 1110	1
	EP3CLS100	0000	0010 0111 0000 0000	000 0110 1110	1
	EP3CLS150	0000	0010 0111 0000 0011	000 0110 1110	1
	EP3CLS200	0000	0010 0111 0000 0010	000 0110 1110	1

**Notes to Table 12-2:**

- (1) The MSB is on the left.
- (2) The LSB of the IDCODE is always 1.

Cyclone III family devices support the IEEE Std. 1149.1 (JTAG) instructions as shown in Table 12-3.

**Table 12-3.** IEEE Std. 1149.1 (JTAG) Instructions Supported by Cyclone III Family Devices (Part 1 of 2)

JTAG Instruction	Instruction Code	Description
SAMPLE/PRELOAD	00 0000 0101	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins. Also used by the SignalTap® II embedded logic analyzer.
EXTEST (1)	00 0000 1111	Allows the external circuitry and board-level interconnects to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.
BYPASS	11 1111 1111	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation.
USERCODE	00 0000 0111	Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.
IDCODE	00 0000 0110	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO. IDCODE is the default instruction at power up and in TAP RESET state.
HIGHZ	00 0000 1011	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation, while tri-stating all of the I/O pins.
CLAMP	00 0000 1010	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation while holding I/O pins to a state defined by the data in the boundary scan register.
ICR Instructions	—	Used when configuring Cyclone III family devices via the JTAG port with a USB-Blaster™ ByteBlaster™ II, MasterBlaster™ or ByteBlasterMV™ download cable, or when using a Jam File, or JBC File via an embedded processor.
PULSE_NCONFIG	00 0000 0001	Emulates pulsing the nCONFIG pin low to trigger reconfiguration even though the physical pin is unaffected.
CONFIG_IO (2)	00 0000 1101	Allows I/O reconfiguration through JTAG ports using the IOCSR for JTAG testing. This is executed after or during configurations. nSTATUS pin must go high before you can issue the CONFIG_IO instruction.
EN_ACTIVE_CLK (2)	01 1110 1110	Allows CLKUSR pin signal to replace the internal oscillator as the configuration clock source.
DIS_ACTIVE_CLK (2)	10 1110 1110	Allows you to revert the configuration clock source from CLKUSR pin signal set by EN_ACTIVE_CLK back to the internal oscillator.
ACTIVE_DISENGAGE (2)	10 1101 0000	Places the active configuration mode controllers into idle state prior to CONFIG_IO to configure the IOCSR or perform board level testing.
ACTIVE_ENGAGE (2)	10 1011 0000	This instruction might be used in AS and AP configuration schemes to re-engage the active controller.

**Table 12-3.** IEEE Std. 1149.1 (JTAG) Instructions Supported by Cyclone III Family Devices (Part 2 of 2)

JTAG Instruction	Instruction Code	Description
APFC_BOOT_ADDR (2), (3)	10 0111 0000	Places the 22-bit active boot address register between the TDI and TDO pins, allowing a new active boot address to be serially shifted into TDI and into the active parallel (AP) flash controller. In remote system upgrade, the PFC_BOOT_ADDR instruction sets the boot address for the factory configuration.
FACTORY (4)	10 1000 0001	Enables access to all other JTAG instructions (other than BYPASS, SAMPLE/PRELOAD and EXTEST instructions, which are supported upon power up). This instruction also clears the device configuration data and advanced encryption standard (AES) volatile key.
KEY_PROG_VOL (4)	01 1010 1101	Used to enter and store the security key into volatile registers. When this instruction is executed, TDI is connected to a 512-bit volatile key scan chain. TDO is not connected to the end of this scan chain.
KEY_CLR_VREG (4)	00 0010 1001	Clears the volatile verify register which signifies the validity of the volatile keys stored in the registers. You must clear the volatile verify register by issuing this command whenever you attempt to program a new volatile key. This instruction must be asserted for at least 10 TCK cycles.

**Notes to Table 12-3:**

- (1) Bus hold and weak pull-up resistor features override the high-impedance state of HIGHZ, CLAMP, and EXTEST.
- (2) For more information on how to use CONFIG\_IO, EN\_ACTIVE\_CLK, DIS\_ACTIVE\_CLK, ACTIVE\_DISENGAGE, ACTIVE\_ENGAGE and APFC\_BOOT\_ADDR instructions for Cyclone III family devices, refer to the *Configuration, Design Security, and Remote System Upgrades in Cyclone III Devices* chapter of the *Cyclone III Device Handbook*.
- (3) APFC\_BOOT\_ADDR instruction is not supported in Cyclone III LS devices.
- (4) For Cyclone III LS devices only. For more information on how to program the security key into the volatile registers, refer to the *Configuration, Design Security, and Remote System Upgrades in Cyclone III Devices* chapter of the *Cyclone III Device Handbook*.

The IEEE Std. 1149.1 BST circuitry is enabled upon device power-up. You can perform BST on Cyclone III family devices before, after, and during configuration. Cyclone III family devices support the BYPASS, IDCODE and SAMPLE instructions during configuration without interrupting configuration. To send all other JTAG instructions, interrupt the configuration using the CONFIG\_IO instruction except for active configuration schemes in which the ACTIVE\_DISENGAGE instruction is used instead.

The CONFIG\_IO instruction allows you to configure I/O buffers via the JTAG port, and when issued, interrupts configuration. This instruction allows you to perform board-level testing prior to configuring Cyclone III family devices. Alternatively, you can wait for the configuration device to complete configuration. After configuration is interrupted and JTAG BST is complete, you must reconfigure the part via JTAG (PULSE\_NCONFIG instruction) or by pulsing nCONFIG low.



When you perform JTAG boundary-scan testing before configuration, the nCONFIG pin must be held low.

 For more information on the following topics, refer to [AN39: IEEE 1149.1 \(JTAG\) Boundary-Scan Testing in Altera Devices](#):

- TAP controller state-machine
- Timing requirements for IEEE Std. 1149.1 signals
- Instruction mode
- Mandatory JTAG instructions (SAMPLE/PRELOAD, EXTEST and BYPASS)
- Optional JTAG instructions (IDCODE, USERCODE, CLAMP and HIGHZ)

The following information is only applicable to Cyclone III LS devices:

- Only the three mandatory JTAG 1149.1 JTAG instructions (BYPASS, SAMPLE/PRELOAD, EXTEST) and the FACTORY private instruction are supported from the JTAG pins upon power up. The FACTORY instruction (instruction code: 10 1000 0001) must be issued before the device starts loading the core configuration data to enable access to all other JTAG instructions. This instruction also clears the device configuration data and AES volatile key.
- IDCODE instruction is not supported upon power-up, prior to issuing the FACTORY instruction. However, it is the default instruction when the TAP controller is in the reset state. Without loading any instructions, you can go to the Shift\_DR state and shift out the JTAG Device ID.
- IDCODE, CONFIG\_IO, ACTIVE\_DISENGAGE, HIGHZ, CLAMP, USERCODE and PULSE\_NCONFIG instructions are supported, provided that the FACTORY instruction is executed.

## I/O Voltage Support in a JTAG Chain

A JTAG chain can contain several different devices. However, you must be cautious if the chain contains devices that have different  $V_{CCIO}$  levels. The output voltage level of the TDO pin must meet the specifications of the TDI pin it drives. For Cyclone III family devices, the TDO pin is powered by the  $V_{CCIO}$  power supply. Because the  $V_{CCIO}$  supply is 3.3 V, the TDO pin drives out 3.3 V.


Devices can interface with each other although they might have different  $V_{CCIO}$  levels. For example, a device with a 3.3-V TDO pin can drive to a device with a 5.0-V TDI pin because 3.3 V meets the minimum TTL-level  $V_{IH}$  for the 5.0-V TDI pin. JTAG pins on Cyclone III family devices can support 2.5-V or 3.3-V input levels.

 For multiple devices in a JTAG chain with 3.0-V or 3.3-V I/O standard, you must connect a 25- $\Omega$  series resistor on a TDO pin driving a TDI pin.

You can also interface the TDI and TDO lines of the devices that have different  $V_{CCIO}$  levels by inserting a level shifter between the devices. If possible, the JTAG chain must be built in such a way that a device with a higher  $V_{CCIO}$  level drives to a device with an equal or lower  $V_{CCIO}$  level. This way, a level shifter may be required only to shift the TDO level to a level acceptable to the JTAG tester.

Figure 12-1 shows the JTAG chain of mixed voltages and how a level shifter is inserted in the chain.

**Figure 12-1.** JTAG Chain of Mixed Voltages



## Guidelines for IEEE Std. 1149.1 BST

Use the following guidelines when performing BST with IEEE Std. 1149.1 devices:

- If the 10 bit checkerboard pattern (1010101010) does not shift out of the instruction register via the TDO pin during the first clock cycle of the SHIFT\_IR state, the TAP controller did not reach the proper state. To solve this problem, try one of the following procedures:
  - Verify that the TAP controller has reached the SHIFT\_IR state correctly. To advance the TAP controller to the SHIFT\_IR state, return to the RESET state and send the code 01100 to the TMS pin.
  - Check the connections to the VCC, GND, JTAG, and dedicated configuration pins on the device.
- Perform a SAMPLE/PRELOAD test cycle prior to the first EXTEST test cycle to ensure that known data is present at the device pins when you enter the EXTEST mode. If the OEJ update register contains a 0, the data in the OUTJ update register is driven out. The state must be known and correct to avoid contention with other devices in the system.
- Do not perform EXTEST testing during ICR. This instruction is supported before or after ICR, but not during ICR. Use the CONFIG\_IO instruction to interrupt configuration and then perform testing, or wait for configuration to complete.
- If testing is performed before configuration, hold the nCONFIG pin low.

- The following private instructions must not be used as they might render the device inoperable:  
1000010000  
1001000000  
1011100000  
You should take precautions not to invoke these instructions at any time.

## Boundary-Scan Description Language Support

The boundary-scan description language (BSDL), a subset of VHDL, provides a syntax that allows you to describe the features of an IEEE Std. 1149.1 BST-capable device that can be tested. To download BSDL files for IEEE Std. 1149.1-compliant Cyclone III family devices, visit the [Altera Download Center](#).

-  BSDL files for IEEE std. 1149.1-compliant Cyclone III LS devices can also be generated using version 9.0 and later of the Quartus II software.

To perform BST on a configured device, a post configuration BSDL file that is customized to your design is required. Post configuration BSDL file generation with BSDL Customizer script (available on the [Altera Download Center](#)) is for Cyclone III devices only.

Use version 9.0 and later of the Quartus II software to create a post configuration BSDL file for Cyclone III LS devices.

-  For information on the procedures to generate the generic and post configuration BSDL files with Quartus II software, visit the [Altera Download Center](#).

## Chapter Revision History

Table 12-4 shows the revision history for this chapter.

**Table 12-4.** Chapter Revision History

Date and Document Version	Changes Made	Summary of Changes
July 2009 v2.1	Made minor correction to the part number	—
June 2009 v2.0	<ul style="list-style-type: none"> <li>■ Updated “Introduction” on page 12-1, “IEEE Std. 1149.1 BST Architecture” on page 12-1, “IEEE Std. 1149.1 BST Operation Control” on page 12-2, “Guidelines for IEEE Std. 1149.1 BST” on page 12-6, and “Boundary-Scan Description Language Support” on page 12-7</li> <li>■ Updated Table 12-1 on page 12-2, Table 12-2 on page 12-2, and Table 12-3 on page 12-3</li> </ul>	Updated to include Cyclone III LS information
October 2008 v1.3	Updated chapter to new template	—
May 2008 v1.2	Minor textual changes	—

**Table 12-4.** Chapter Revision History

<b>Date and Document Version</b>	<b>Changes Made</b>	<b>Summary of Changes</b>
July 2007 v1.1	<ul style="list-style-type: none"> <li>■ Updated “IEEE Std.1149.1 Boundary-Scan Register” section</li> <li>■ Updated IDCODE information and removed SignalTap II instructions in Table 12-4</li> <li>■ Updated “BST for Configured Devices” section</li> <li>■ Added a guideline to “Guidelines for IEEE Std. 1149.1 Boundary-Scan Testing” section</li> <li>■ Added chapter TOC and “Referenced Documents” section</li> </ul>	—
March 2007 v1.0	Initial release	—



101 Innovation Drive  
San Jose, CA 95134  
[www.altera.com](http://www.altera.com)  
Technical Support  
[www.altera.com/support](http://www.altera.com/support)

Copyright © 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. RSDS and PPDS are registered trademarks of National Semiconductor. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





## **Cyclone III Device Handbook, Volume 2**

---



101 Innovation Drive  
San Jose, CA 95134  
[www.altera.com](http://www.altera.com)

Copyright © 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. RSDS and PPDS are registered trademarks of National Semiconductor. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



<b>About this Handbook</b> .....	About-1
How to Contact Altera .....	About-1
Typographic Conventions .....	About-1
<b>Chapter 1. Cyclone III Device Data Sheet</b>	
Electrical Characteristics .....	1-1
Operating Conditions .....	1-1
Absolute Maximum Ratings .....	1-1
Recommended Operating Conditions .....	1-3
DC Characteristics .....	1-4
I/O Standard Specifications .....	1-11
Power Consumption .....	1-14
Switching Characteristics .....	1-15
Core Performance Specifications .....	1-15
Clock Tree Specifications .....	1-15
PLL Specifications .....	1-15
Embedded Multiplier Specifications .....	1-17
Memory Block Specifications .....	1-17
Configuration and JTAG Specifications .....	1-17
Periphery Performance .....	1-18
High-Speed I/O Specifications .....	1-18
External Memory Interface Specifications .....	1-23
Duty Cycle Distortion Specifications .....	1-26
OCT Calibration Timing Specification .....	1-27
IOE Programmable Delay .....	1-27
I/O Timing .....	1-28
Glossary .....	1-29
Document Revision History .....	1-34
<b>Chapter 2. Cyclone III LS Device Data Sheet</b>	
Electrical Characteristics .....	2-1
Operating Conditions .....	2-1
Absolute Maximum Ratings .....	2-1
Recommended Operating Conditions .....	2-3
DC Characteristics .....	2-4
I/O Standard Specifications .....	2-9
Power Consumption .....	2-12

---

Switching Characteristics .....	2-13
Core Performance Specifications .....	2-13
Clock Tree Specifications .....	2-13
PLL Specifications .....	2-13
Embedded Multiplier Specifications .....	2-14
Memory Block Specifications .....	2-15
Configuration and JTAG Specifications .....	2-15
Periphery Performance .....	2-16
High-Speed I/O Specification .....	2-16
External Memory Interface Specifications .....	2-21
Duty Cycle Distortion Specification .....	2-23
OCT Calibration Timing Specification .....	2-24
IOE Programmable Delay .....	2-24
I/O Timing .....	2-25
Glossary .....	2-26
Document Revision History .....	2-31

---

The chapters in this book, Cyclone III Device Handbook, Volume 2, were revised on the following dates. Where chapters or groups of chapters are available separately, part numbers are listed.

- Chapter 1 Cyclone III Device Data Sheet  
Revised: *July 2009*  
Part Number: *CIII52001-3.1*
  
- Chapter 2 Cyclone III LS Device Data Sheet  
Revised: *July 2009*  
Part Number: *CIII52002-1.1*



This handbook provides comprehensive information about the Altera® Cyclone® III device family.

## How to Contact Altera

For the most up-to-date information about Altera products, refer to the following table.

Contact (1)	Contact Method	Address
Technical support	Website	<a href="http://www.altera.com/support">www.altera.com/support</a>
Technical training	Website	<a href="http://www.altera.com/training">www.altera.com/training</a>
	Email	<a href="mailto:custrain@altera.com">custrain@altera.com</a>
Product literature	Website	<a href="http://www.altera.com/literature">www.altera.com/literature</a>
Altera literature services	Email	<a href="mailto:literature@altera.com">literature@altera.com</a>
Non-technical support (General) (Software Licensing)	Email	<a href="mailto:nacomp@altera.com">nacomp@altera.com</a>
	Email	<a href="mailto:authorization@altera.com">authorization@altera.com</a>

**Note to table:**

(1) You can also contact your local Altera sales office or sales representative.

## Typographic Conventions

This document uses the typographic conventions shown below.

Visual Cue	Meaning
<b>Bold Type with Initial Capital Letters</b>	Command names, dialog box titles, checkbox options, and dialog box options are shown in bold, initial capital letters. Example: <b>Save As</b> dialog box.
<b>bold type</b>	External timing parameters, directory names, project names, disk drive names, filenames, filename extensions, and software utility names are shown in bold type. Examples: <b>f<sub>MAX</sub></b> , <b>\qdesigns</b> directory, <b>d:</b> drive, <b>chiptrip.gdf</b> file.
<i>Italic Type with Initial Capital Letters</i>	Document titles are shown in italic type with initial capital letters. Example: <i>AN 75: High-Speed Board Design</i> .
<i>Italic type</i>	Internal timing parameters and variables are shown in italic type. Examples: <i>tPIA</i> , <i>n + 1</i> . Variable names are enclosed in angle brackets (< >) and shown in italic type. Example: <file name>, <project name>.pdf file.
Initial Capital Letters	Keyboard keys and menu names are shown with initial capital letters. Examples: Delete key, the Options menu.
"Subheading Title"	References to sections in a document and titles of on-line help topics are shown in quotation marks. Example: "Typographic Conventions."

Visual Cue	Meaning
Courier type	Signal and port names are shown in lowercase Courier type. Examples: <code>data1</code> , <code>tdi</code> , <code>input</code> . Active-low signals are denoted by suffix <code>n</code> , e.g., <code>resetn</code> .  Anything that must be typed exactly as it appears is shown in Courier type. For example: <code>c:\qdesigns\tutorial\chiptrip.gdf</code> . Also, sections of an actual file, such as a Report File, references to parts of files (e.g., the AHDL keyword <code>SUBDESIGN</code> ), as well as logic function names (e.g., <code>TRI</code> ) are shown in Courier.
1., 2., 3., and a., b., c., etc.	Numbered steps are used in a list of items when the sequence of the items is important, such as the steps listed in a procedure.
■ ● •	Bullets are used in a list of items when the sequence of the items is not important.
✓	The checkmark indicates a procedure that consists of one step only.
✋	The hand points to information that requires special attention.
	The caution indicates required information that needs special consideration and understanding and should be read prior to starting or continuing with the procedure or process.
	The warning indicates information that should be read prior to starting or continuing the procedure or processes.
↵	The angled arrow indicates you should press the Enter key.
	The feet direct you to more information on a particular topic.

This section includes the following chapter:

- [Chapter 1, Cyclone III Device Data Sheet](#)
- [Chapter 2, Cyclone III LS Device Data Sheet](#)

## Revision History

Refer to each chapter for its own specific revision history. For information on when each chapter was updated, refer to the Chapter Revision Dates section, which appears in the complete handbook.



## Electrical Characteristics

### Operating Conditions

When Cyclone® III devices are implemented in a system, they are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of Cyclone III devices, system designers must consider the operating requirements in this document. Cyclone III devices are offered in commercial, industrial, and automotive grades. Commercial devices are offered in -6 (fastest), -7, and -8 speed grades. Industrial and automotive devices are offered only in -7 speed grade.

 In this chapter, a prefix associated with the operating temperature range is attached to the speed grades; commercial with “C” prefix, industrial with “I” prefix, and automotive with “A” prefix. Commercial devices are therefore indicated as C6, C7, and C8 per respective speed grades. Industrial and automotive devices are indicated as I7 and A7, respectively.

### Absolute Maximum Ratings

Absolute maximum ratings define the maximum operating conditions for Cyclone III devices. The values are based on experiments conducted with the device and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied at these conditions. [Table 1-1](#) lists the absolute maximum ratings for Cyclone III devices.

 Conditions beyond those listed in [Table 1-1](#) cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time has adverse effects on the device.

**Table 1-1.** Cyclone III Devices Absolute Maximum Ratings *(Note 1)* (Part 1 of 2)

Symbol	Parameter	Min	Max	Unit
$V_{CCINT}$	Supply voltage for internal logic	-0.5	1.8	V
$V_{CCIO}$	Supply voltage for output buffers	-0.5	3.9	V
$V_{CCA}$	Supply voltage (analog) for phase-locked loop (PLL) regulator	-0.5	3.75	V
$V_{CCD\_PLL}$	Supply voltage (digital) for PLL	-0.5	1.8	V
$V_I$	DC input voltage	-0.5	3.95	V
$I_{OUT}$	DC output current, per pin	-25	40	mA
$V_{ESDHBM}$	Electrostatic discharge voltage using the human body model	—	±2000	V
$V_{ESDCDM}$	Electrostatic discharge voltage using the charged device model	—	±500	V
$T_{STG}$	Storage temperature	-65	150	°C

**Table 1-1.** Cyclone III Devices Absolute Maximum Ratings (Note 1) (Part 2 of 2)

Symbol	Parameter	Min	Max	Unit
$T_J$	Operating junction temperature	-40	125	°C

**Note to Table 1-1:**

- (1) Supply voltage specifications apply to voltage readings taken at the device pins with respect to ground, not at the power supply.

**Maximum Allowed Overshoot or Undershoot Voltage**

During transitions, input signals may overshoot to the voltage shown in Table 1-2 and undershoot to -2.0 V for a magnitude of currents less than 100 mA and for periods shorter than 20 ns. Table 1-2 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage over the lifetime of the device. The maximum allowed overshoot duration is specified as percentage of high-time over the lifetime of the device.



A DC signal is equivalent to 100% duty cycle. For example, a signal that overshoots to 4.2 V can only be at 4.2 V for 10.74% over the lifetime of the device; for device lifetime of 10 years, this amounts to 10.74/10ths of a year.

**Table 1-2.** Cyclone III Devices Maximum Allowed Overshoot During Transitions over a 10-Year Time Frame (Note 1)


Symbol	Parameter	Condition	Overshoot Duration as % of High Time	Unit
$V_i$	AC Input Voltage	$V_i = 3.95 \text{ V}$	100	%
		$V_i = 4.0 \text{ V}$	95.67	%
		$V_i = 4.05 \text{ V}$	55.24	%
		$V_i = 4.10 \text{ V}$	31.97	%
		$V_i = 4.15 \text{ V}$	18.52	%
		$V_i = 4.20 \text{ V}$	10.74	%
		$V_i = 4.25 \text{ V}$	6.23	%
		$V_i = 4.30 \text{ V}$	3.62	%
		$V_i = 4.35 \text{ V}$	2.1	%
		$V_i = 4.40 \text{ V}$	1.22	%
		$V_i = 4.45 \text{ V}$	0.71	%
		$V_i = 4.50 \text{ V}$	0.41	%
		$V_i = 4.60 \text{ V}$	0.14	%
$V_i = 4.70 \text{ V}$	0.047	%		

**Note to Table 1-2:**

- (1) Figure 1-1 shows the methodology to determine the overshoot duration. In the example in Figure 1-1, overshoot voltage is shown in red and is present on the input pin of the Cyclone III device at over 4.1 V but below 4.2 V. From Table 1-1, for an overshoot of 4.1 V, the percentage of high time for the overshoot can be as high as 31.97% over a 10-year period. Percentage of high time is calculated as  $(\Delta T/T) \times 100$ . This 10-year period assumes the device is always turned on with 100% I/O toggle rate and 50% duty cycle signal. For lower I/O toggle rates and situations in which the device is in an idle state, lifetimes are increased.

Figure 1-1 shows the methodology to determine the overshoot duration.

**Figure 1-1.** Cyclone III Devices Overshoot Duration



### Recommended Operating Conditions

This section lists the functional operation limits for AC and DC parameters for Cyclone III devices. The steady-state voltage and current values expected from Cyclone III devices are provided in Table 1-3. All supplies must be strictly monotonic without plateaus.

**Table 1-3.** Cyclone III Devices Recommended Operating Conditions (Note 1), (2) (Part 1 of 2)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{CCINT}$ (3)	Supply voltage for internal logic	—	1.15	1.2	1.25	V
$V_{CCIO}$ (3), (4)	Supply voltage for output buffers, 3.3-V operation	—	3.135	3.3	3.465	V
	Supply voltage for output buffers, 3.0-V operation	—	2.85	3	3.15	V
	Supply voltage for output buffers, 2.5-V operation	—	2.375	2.5	2.625	V
	Supply voltage for output buffers, 1.8-V operation	—	1.71	1.8	1.89	V
	Supply voltage for output buffers, 1.5-V operation	—	1.425	1.5	1.575	V
	Supply voltage for output buffers, 1.2-V operation	—	1.14	1.2	1.26	V
$V_{CCA}$ (3)	Supply (analog) voltage for PLL regulator	—	2.375	2.5	2.625	V
$V_{CCD\_PLL}$ (3)	Supply (digital) voltage for PLL	—	1.15	1.2	1.25	V
$V_I$	Input voltage	—	-0.5	—	3.6	V
$V_O$	Output voltage	—	0	—	$V_{CCIO}$	V

**Table 1-3.** Cyclone III Devices Recommended Operating Conditions (Note 1), (2) (Part 2 of 2)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$T_J$	Operating junction temperature	For commercial use	0	—	85	°C
		For industrial use	-40	—	100	°C
		For extended temperature (5)	-40	—	125	°C
		For automotive use	-40	—	125	°C
$t_{\text{RAMP}}$	Power supply ramp time	Standard power-on reset (POR) (6)	50 $\mu\text{s}$	—	50 ms	—
		Fast POR (7)	50 $\mu\text{s}$	—	3 ms	—
$I_{\text{Diode}}$	Magnitude of DC current across PCI-clamp diode when enabled	—	—	—	10	mA

**Notes to Table 1-3:**

- (1)  $V_{\text{CCIO}}$  for all I/O banks must be powered up during device operation. All  $V_{\text{CCA}}$  pins must be powered to 2.5 V (even when PLLs are not used), and must be powered up and powered down at the same time.
- (2)  $V_{\text{CCD\_PLL}}$  must always be connected to  $V_{\text{CCINT}}$  through a decoupling capacitor and ferrite bead.
- (3) The  $V_{\text{CC}}$  must rise monotonically.
- (4) All input buffers are powered by the  $V_{\text{CCIO}}$  supply.
- (5) The I7 devices support extended operating junction temperature up to 125°C (usual range is -40°C to 100°C). When using I7 devices at the extended junction temperature ranging from -40°C to 125°C, select C8 as the target device when designing in the Quartus® II software. The I7 devices meet all C8 timing specifications when I7 devices operate beyond 100°C and up to 125°C.
- (6) POR time for Standard POR ranges between 50–200 ms. Each individual power supply should reach the recommended operating range within 50 ms.
- (7) POR time for Fast POR ranges between 3–9 ms. Each individual power supply should reach the recommended operating range within 3 ms.

**DC Characteristics**

This section lists the I/O leakage current, pin capacitance, on-chip termination (OCT) tolerance, and bus hold specifications for Cyclone III devices.

**Supply Current**

Standby current is the current the device draws after the device is configured with no inputs or outputs toggling and no activity in the device. Use the Excel-based early power estimator (EPE) to get the supply current estimates for your design because these currents vary largely with the resources used. Table 1-4 lists I/O pin leakage current for Cyclone III devices.

**Table 1-4.** Cyclone III Devices I/O Pin Leakage Current (Note 1), (2) (Part 1 of 2)

Symbol	Parameter	Conditions	Device	Min	Typ	Max	Unit
$I_I$	Input pin leakage current	$V_I = 0\text{ V to }V_{\text{CCIOMAX}}$	—	-10	—	10	$\mu\text{A}$
$I_{\text{OZ}}$	Tristated I/O pin leakage current	$V_O = 0\text{ V to }V_{\text{CCIOMAX}}$	—	-10	—	10	$\mu\text{A}$

**Table 1-4.** Cyclone III Devices I/O Pin Leakage Current (*Note 1*), (*2*) (Part 2 of 2)

Symbol	Parameter	Conditions	Device	Min	Typ	Max	Unit
I <sub>CCINT0</sub>	V <sub>CCINT</sub> supply current (standby)	V <sub>I</sub> = ground, no load, no toggling inputs, T <sub>J</sub> = 25°C	EP3C5	—	1.7	(3)	mA
			EP3C10	—	1.7		mA
			EP3C16	—	3.0		mA
			EP3C25	—	3.5		mA
			EP3C40	—	4.3		mA
			EP3C55	—	5.2		mA
			EP3C80	—	6.5		mA
			EP3C120	—	8.4		mA
I <sub>CCA0</sub>	V <sub>CCA</sub> supply current (standby)	V <sub>I</sub> = ground, no load, no toggling inputs, T <sub>J</sub> = 25°C	EP3C5	—	11.3	(3)	mA
			EP3C10	—	11.3		mA
			EP3C16	—	11.4		mA
			EP3C25	—	18.4		mA
			EP3C40	—	18.6		mA
			EP3C55	—	18.7		mA
			EP3C80	—	18.9		mA
			EP3C120	—	19.2		mA
I <sub>CCD_PLL0</sub>	V <sub>CCD_PLL</sub> supply current (standby)	V <sub>I</sub> = ground, no load, no toggling inputs, T <sub>J</sub> = 25°C	EP3C5	—	4.1	(3)	mA
			EP3C10	—	4.1		mA
			EP3C16	—	8.2		mA
			EP3C25	—	8.2		mA
			EP3C40	—	8.2		mA
			EP3C55	—	8.2		mA
			EP3C80	—	8.2		mA
			EP3C120	—	8.2		mA
I <sub>CCIO0</sub>	V <sub>CCIO</sub> supply current (standby)	V <sub>I</sub> = ground, no load, no toggling inputs, T <sub>J</sub> = 25°C	EP3C5	—	0.6	(3)	mA
			EP3C10	—	0.6		mA
			EP3C16	—	0.9		mA
			EP3C25	—	0.9		mA
			EP3C40	—	1.3		mA
			EP3C55	—	1.3		mA
			EP3C80	—	1.3		mA
			EP3C120	—	1.2		mA

**Notes to Table 1-4:**

- (1) This value is specified for normal device operation. The value varies during device power-up. This applies for all V<sub>CCIO</sub> settings (3.3, 3.0, 2.5, 1.8, 1.5, and 1.2 V).
- (2) 10 μA I/O leakage current limit is applicable when the internal clamping diode is off. A higher current can be observed when the diode is on.
- (3) Maximum values depend on the actual T<sub>J</sub> and design utilization. For maximum values, refer to the Excel-based PowerPlay EPE ([www.altera.com/support/devices/estimator/cy3-estimator/cy3-power\\_estimator.html](http://www.altera.com/support/devices/estimator/cy3-estimator/cy3-power_estimator.html)) or the Quartus II PowerPlay power analyzer feature. For more information about power consumption, refer to "Power Consumption" on page 1-14 for more information.

**Bus Hold**

Bus hold retains the last valid logic state after the source driving it either enters the high impedance state or is removed. Each I/O pin has an option to enable bus hold in user mode. Bus hold is always disabled in configuration mode.

Table 1-5 lists bus hold specifications for Cyclone III devices.

**Table 1-5.** Cyclone III Devices Bus Hold Parameter (Note 1)

Parameter	Condition	$V_{CCIO}$ (V)												Unit
		1.2		1.5		1.8		2.5		3.0		3.3		
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus-hold low, sustaining current	$V_{IN} > V_{IL}$ (maximum)	8	—	12	—	30	—	50	—	70	—	70	—	$\mu A$
Bus-hold high, sustaining current	$V_{IN} < V_{IL}$ (minimum)	-8	—	-12	—	-30	—	-50	—	-70	—	-70	—	$\mu A$
Bus-hold low, overdrive current	$0 V < V_{IN} < V_{CCIO}$	—	125	—	175	—	200	—	300	—	500	—	500	$\mu A$
Bus-hold high, overdrive current	$0 V < V_{IN} < V_{CCIO}$	—	-125	—	-175	—	-200	—	-300	—	-500	—	-500	$\mu A$
Bus-hold trip point	—	0.3	0.9	0.375	1.125	0.68	1.07	0.7	1.7	0.8	2	0.8	2	V

**Note to Table 1-5:**

- (1) The bus-hold trip points are based on calculated input voltages from the JEDEC standard.

**OCT Specifications**

Table 1-6 lists the variation of OCT without calibration across process, temperature, and voltage.

**Table 1-6.** Cyclone III Devices Series OCT without Calibration Specifications

Description	$V_{CCIO}$ (V)	Resistance Tolerance		Unit
		Commercial Max	Industrial and Automotive Max	
Series OCT without calibration	3.0	$\pm 30$	$\pm 40$	%
	2.5	$\pm 30$	$\pm 40$	%
	1.8	+40	$\pm 50$	%
	1.5	+50	$\pm 50$	%
	1.2	+50	$\pm 50$	%

OCT calibration is automatically performed at device power-up for OCT enabled I/Os.

Table 1-7 lists the OCT calibration accuracy at device power-up.

**Table 1-7.** Cyclone III Devices Series OCT with Calibration at Device Power-Up Specifications

Description	V <sub>CCIO</sub> (V)	Calibration Accuracy		Unit
		Commercial Max	Industrial and Automotive Max	
Series OCT with calibration at device power-up	3.0	±10	±10	%
	2.5	±10	±10	%
	1.8	±10	±10	%
	1.5	±10	±10	%
	1.2	±10	±10	%

The OCT resistance may vary with the variation of temperature and voltage after calibration at device power-up. Use Table 1-8 and Equation 1-1 to determine the final OCT resistance considering the variations after calibration at device power-up.

Table 1-8 lists the change percentage of the OCT resistance with voltage and temperature.

**Table 1-8.** Cyclone III Devices OCT Variation After Calibration at Device Power-Up

Nominal Voltage	dR/dT (%/°C)	dR/dV (%/mV)
3.0	0.262	-0.026
2.5	0.234	-0.039
1.8	0.219	-0.086
1.5	0.199	-0.136
1.2	0.161	-0.288

**Equation 1-1.** (Note 1), (2), (3), (4), (5), (6)

$$\Delta R_V = (V_2 - V_1) \times 1000 \times dR/dV \text{ ——— (7)}$$

$$\Delta R_T = (T_2 - T_1) \times dR/dT \text{ ——— (8)}$$

$$\text{For } \Delta R_x < 0; MF_x = 1 / (|\Delta R_x|/100 + 1) \text{ ——— (9)}$$

$$\text{For } \Delta R_x > 0; MF_x = \Delta R_x/100 + 1 \text{ ——— (10)}$$

$$MF = MF_V \times MF_T \text{ ——— (11)}$$

$$R_{\text{final}} = R_{\text{initial}} \times MF \text{ ——— (12)}$$

**Notes to Equation 1-1:**

- (1)  $T_2$  is the final temperature.
- (2)  $T_1$  is the initial temperature.
- (3) MF is multiplication factor.
- (4)  $R_{\text{final}}$  is final resistance.
- (5)  $R_{\text{initial}}$  is initial resistance.
- (6) Subscript  $x$  refers to both  $V$  and  $T$ .
- (7)  $\Delta R_V$  is variation of resistance with voltage.
- (8)  $\Delta R_T$  is variation of resistance with temperature.
- (9)  $dR/dT$  is the change percentage of resistance with temperature after calibration at device power-up.
- (10)  $dR/dV$  is the change percentage of resistance with voltage after calibration at device power-up.
- (11)  $V_2$  is final voltage.
- (12)  $V_1$  is the initial voltage.

**Example 1-1** shows you the example to calculate the change of 50  $\Omega$  I/O impedance from 25°C at 3.0 V to 85°C at 3.15 V:

**Example 1-1.**

$$\Delta R_V = (3.15 - 3) \times 1000 \times -0.026 = -3.83$$

$$\Delta R_T = (85 - 25) \times 0.262 = 15.72$$

Because  $\Delta R_V$  is negative,

$$MF_V = 1 / (3.83/100 + 1) = 0.963$$

Because  $\Delta R_T$  is positive,

$$MF_T = 15.72/100 + 1 = 1.157$$

$$MF = 0.963 \times 1.157 = 1.114$$

$$R_{\text{final}} = 50 \times 1.114 = 55.71 \Omega$$

## Pin Capacitance

Table 1-9 shows the pin capacitance for Cyclone III devices.

**Table 1-9.** Cyclone III Devices Pin Capacitance

Symbol	Parameter	Typical – QFP	Typical – FBGA	Unit
$C_{IOTB}$	Input capacitance on top/bottom I/O pins	7	6	pF
$C_{IOLR}$	Input capacitance on left/right I/O pins	7	5	pF
$C_{LVDSLRL}$	Input capacitance on left/right I/O pins with dedicated LVDS output	8	7	pF
$C_{VREFLR}$ (1)	Input capacitance on left/right dual-purpose $V_{REF}$ pin when used as $V_{REF}$ or user I/O pin	21	21	pF
$C_{VREFTB}$ (1)	Input capacitance on top/bottom dual-purpose $V_{REF}$ pin when used as $V_{REF}$ or user I/O pin	23 (2)	23 (2)	pF
$C_{CLKTB}$	Input capacitance on top/bottom dedicated clock input pins	7	6	pF
$C_{CLKLR}$	Input capacitance on left/right dedicated clock input pins	6	5	pF

**Notes to Table 1-9:**

- (1) When  $V_{REF}$  pin is used as regular input or output, a reduced performance of toggle rate and  $t_{CO}$  is expected due to higher pin capacitance.
- (2)  $C_{VREFTB}$  for EP3C25 is 30 pF.

## Internal Weak Pull-Up and Weak Pull-Down Resistor

Table 1-10 lists the weak pull-up and pull-down resistor values for Cyclone III devices.

**Table 1-10.** Cyclone III Devices Internal Weak Pull-Up and Weak Pull-Down Resistor (Note 1) (Part 1 of 2)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$R_{PU}$	Value of I/O pin pull-up resistor before and during configuration, as well as user mode if the programmable pull-up resistor option is enabled	$V_{CCIO} = 3.3 V \pm 5\%$ (2), (3)	7	25	41	k $\Omega$
		$V_{CCIO} = 3.0 V \pm 5\%$ (2), (3)	7	28	47	k $\Omega$
		$V_{CCIO} = 2.5 V \pm 5\%$ (2), (3)	8	35	61	k $\Omega$
		$V_{CCIO} = 1.8 V \pm 5\%$ (2), (3)	10	57	108	k $\Omega$
		$V_{CCIO} = 1.5 V \pm 5\%$ (2), (3)	13	82	163	k $\Omega$
		$V_{CCIO} = 1.2 V \pm 5\%$ (2), (3)	19	143	351	k $\Omega$

**Table 1-10.** Cyclone III Devices Internal Weak Pull-Up and Weak Pull-Down Resistor (Note 1) (Part 2 of 2)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
R <sub>PD</sub>	Value of I/O pin pull-down resistor before and during configuration	V <sub>CCIO</sub> = 3.3 V ± 5% (4)	6	19	30	kΩ
		V <sub>CCIO</sub> = 3.0 V ± 5% (4)	6	22	36	kΩ
		V <sub>CCIO</sub> = 2.5 V ± 5% (4)	6	25	43	kΩ
		V <sub>CCIO</sub> = 1.8 V ± 5% (4)	7	35	71	kΩ
		V <sub>CCIO</sub> = 1.5 V ± 5% (4)	8	50	112	kΩ

**Notes to Table 1-10:**

- All I/O pins have an option to enable weak pull-up except configuration, test, and JTAG pin. Weak pull-down feature is only available for JTAG TCK.
- Pin pull-up resistance values may be lower if an external source drives the pin higher than V<sub>CCIO</sub>.
- R<sub>PU</sub> = (V<sub>CCIO</sub> - V<sub>I</sub>)/I<sub>R,PU</sub>  
Minimum condition: -40°C; V<sub>CCIO</sub> = V<sub>CC</sub> + 5%, V<sub>I</sub> = V<sub>CC</sub> + 5% - 50 mV;  
Typical condition: 25°C; V<sub>CCIO</sub> = V<sub>CC</sub>, V<sub>I</sub> = 0 V;  
Maximum condition: 125°C; V<sub>CCIO</sub> = V<sub>CC</sub> - 5%, V<sub>I</sub> = 0 V; in which V<sub>I</sub> refers to the input voltage at the I/O pin.
- R<sub>PD</sub> = V<sub>I</sub>/I<sub>R,PD</sub>  
Minimum condition: -40°C; V<sub>CCIO</sub> = V<sub>CC</sub> + 5%, V<sub>I</sub> = 50 mV;  
Typical condition: 25°C; V<sub>CCIO</sub> = V<sub>CC</sub>, V<sub>I</sub> = V<sub>CC</sub> - 5%;  
Maximum condition: 125°C; V<sub>CCIO</sub> = V<sub>CC</sub> - 5%, V<sub>I</sub> = V<sub>CC</sub> - 5%; in which V<sub>I</sub> refers to the input voltage at the I/O pin.

**Hot Socketing**

Table 1-11 lists the hot-socketing specifications for Cyclone III devices.

**Table 1-11.** Cyclone III Devices Hot-Socketing Specifications

Symbol	Parameter	Maximum
I <sub>IOPIN(DC)</sub>	DC current per I/O pin	300 μA
I <sub>IOPIN(AC)</sub>	AC current per I/O pin	8 mA (1)

**Note to Table 1-11:**

- The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, |I<sub>IOPIN</sub>| = C dv/dt, in which C is I/O pin capacitance and dv/dt is the slew rate.

**Schmitt Trigger Input**

Cyclone III devices support Schmitt trigger input on TDI, TMS, TCK, nSTATUS, nCONFIG, nCE, CONF\_DONE, and DCLK pins. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signal with slow edge rate. Table 1-12 lists the hysteresis specifications across supported V<sub>CCIO</sub> range for Schmitt trigger inputs in Cyclone III devices.

**Table 1-12.** Hysteresis Specifications for Schmitt Trigger Input in Cyclone III Devices

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V <sub>SCHMITT</sub>	Hysteresis for Schmitt trigger input	V <sub>CCIO</sub> = 3.3 V	200	—	—	mV
		V <sub>CCIO</sub> = 2.5 V	200	—	—	mV
		V <sub>CCIO</sub> = 1.8 V	140	—	—	mV
		V <sub>CCIO</sub> = 1.5 V	110	—	—	mV

## I/O Standard Specifications

The following tables list input voltage sensitivities ( $V_{IH}$  and  $V_{IL}$ ), output voltage ( $V_{OH}$  and  $V_{OL}$ ), and current drive characteristics ( $I_{OH}$  and  $I_{OL}$ ) for various I/O standards supported by Cyclone III devices. Table 1-13 through Table 1-18 provide the I/O standard specifications for Cyclone III devices.

**Table 1-13.** Cyclone III Devices Single-Ended I/O Standard Specifications (Note 1), (2)

I/O Standard	$V_{CCIO}$ (V)			$V_{IL}$ (V)		$V_{IH}$ (V)		$V_{OL}$ (V)	$V_{OH}$ (V)	$I_{OL}$ (mA)	$I_{OH}$ (mA)
	Min	Typ	Max	Min	Max	Min	Max	Max	Min		
3.3-V LVTTTL (3)	3.135	3.3	3.465	—	0.8	1.7	3.6	0.45	2.4	4	-4
3.3-V LVCMOS (3)	3.135	3.3	3.465	—	0.8	1.7	3.6	0.2	$V_{CCIO} - 0.2$	2	-2
3.0-V LVTTTL (3)	2.85	3.0	3.15	-0.3	0.8	1.7	$V_{CCIO} + 0.3$	0.45	2.4	4	-4
3.0-V LVCMOS (3)	2.85	3.0	3.15	-0.3	0.8	1.7	$V_{CCIO} + 0.3$	0.2	$V_{CCIO} - 0.2$	0.1	-0.1
2.5-V LVTTTL and LVCMOS (3)	2.375	2.5	2.625	-0.3	0.7	1.7	$V_{CCIO} + 0.3$	0.4	2.0	1	-1
1.8-V LVTTTL and LVCMOS	1.71	1.8	1.89	-0.3	$0.35 * V_{CCIO}$	$0.65 * V_{CCIO}$	2.25	0.45	$V_{CCIO} - 0.45$	2	-2
1.5-V LVCMOS	1.425	1.5	1.575	-0.3	$0.35 * V_{CCIO}$	$0.65 * V_{CCIO}$	$V_{CCIO} + 0.3$	$0.25 * V_{CCIO}$	$0.75 * V_{CCIO}$	2	-2
1.2-V LVCMOS	1.14	1.2	1.26	-0.3	$0.35 * V_{CCIO}$	$0.65 * V_{CCIO}$	$V_{CCIO} + 0.3$	$0.25 * V_{CCIO}$	$0.75 * V_{CCIO}$	2	-2
3.0-V PCI	2.85	3.0	3.15	—	$0.3 * V_{CCIO}$	$0.5 * V_{CCIO}$	$V_{CCIO} + 0.3$	$0.1 * V_{CCIO}$	$0.9 * V_{CCIO}$	1.5	-0.5
3.0-V PCI-X	2.85	3.0	3.15	—	$0.35 * V_{CCIO}$	$0.5 * V_{CCIO}$	$V_{CCIO} + 0.3$	$0.1 * V_{CCIO}$	$0.9 * V_{CCIO}$	1.5	-0.5

**Notes to Table 1-13:**

- (1) For voltage referenced receiver input waveform and explanation of terms used in Table 1-13, refer to “Single-ended Voltage referenced I/O Standard” in “Glossary” on page 1-29.
- (2) AC load CL = 10 pF.
- (3) For more detail about interfacing Cyclone III devices with 3.3/3.0/2.5-V LVTTTL/LVCMOS I/O standards, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTTL and LVCMOS I/O Systems.

**Table 1-14.** Cyclone III Devices Single-Ended SSTL and HSTL I/O Reference Voltage Specifications (Note 1)

I/O Standard	$V_{CCIO}$ (V)			$V_{REF}$ (V)			$V_{TT}$ (V) (Note 2)		
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max
SSTL-2 Class I, II	2.375	2.5	2.625	1.19	1.25	1.31	$V_{REF} - 0.04$	$V_{REF}$	$V_{REF} + 0.04$
SSTL-18 Class I, II	1.7	1.8	1.9	0.833	0.9	0.969	$V_{REF} - 0.04$	$V_{REF}$	$V_{REF} + 0.04$
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	0.85	0.9	0.95
HSTL-15 Class I, II	1.425	1.5	1.575	0.71	0.75	0.79	0.71	0.75	0.79

**Table 1-14.** Cyclone III Devices Single-Ended SSTL and HSTL I/O Reference Voltage Specifications (Note 1)

I/O Standard	$V_{CCIO}$ (V)			$V_{REF}$ (V)			$V_{TT}$ (V) (Note 2)		
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max
HSTL-12 Class I, II	1.14	1.2	1.26	$0.48 * V_{CCIO}$ (3)	$0.5 * V_{CCIO}$ (3)	$0.52 * V_{CCIO}$ (3)	—	$0.5 * V_{CCIO}$	—
				$0.47 * V_{CCIO}$ (4)	$0.5 * V_{CCIO}$ (4)	$0.53 * V_{CCIO}$ (4)			

**Notes to Table 1-14:**

- (1) For an explanation of terms used in Table 1-14, refer to “Glossary” on page 1-29.
- (2)  $V_{TT}$  of transmitting device must track  $V_{REF}$  of the receiving device.
- (3) Value shown refers to DC input reference voltage,  $V_{REF(DC)}$ .
- (4) Value shown refers to AC input reference voltage,  $V_{REF(AC)}$ .

**Table 1-15.** Cyclone III Devices Single-Ended SSTL and HSTL I/O Standards Signal Specifications

I/O Standard	$V_{IL(DC)}$ (V)		$V_{IH(DC)}$ (V)		$V_{IL(AC)}$ (V)		$V_{IH(AC)}$ (V)		$V_{OL}$ (V)	$V_{OH}$ (V)	$I_{OL}$ (mA)	$I_{OH}$ (mA)
	Min	Max	Min	Max	Min	Max	Min	Max	Max	Min		
SSTL-2 Class I	—	$V_{REF} - 0.18$	$V_{REF} + 0.18$	—	—	$V_{REF} - 0.35$	$V_{REF} + 0.35$	—	$V_{TT} - 0.57$	$V_{TT} + 0.57$	8.1	-8.1
SSTL-2 Class II	—	$V_{REF} - 0.18$	$V_{REF} + 0.18$	—	—	$V_{REF} - 0.35$	$V_{REF} + 0.35$	—	$V_{TT} - 0.76$	$V_{TT} + 0.76$	16.4	-16.4
SSTL-18 Class I	—	$V_{REF} - 0.125$	$V_{REF} + 0.125$	—	—	$V_{REF} - 0.25$	$V_{REF} + 0.25$	—	$V_{TT} - 0.475$	$V_{TT} + 0.475$	6.7	-6.7
SSTL-18 Class II	—	$V_{REF} - 0.125$	$V_{REF} + 0.125$	—	—	$V_{REF} - 0.25$	$V_{REF} + 0.25$	—	0.28	$V_{CCIO} - 0.28$	13.4	-13.4
HSTL-18 Class I	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	—	0.4	$V_{CCIO} - 0.4$	8	-8
HSTL-18 Class II	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	—	0.4	$V_{CCIO} - 0.4$	16	-16
HSTL-15 Class I	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	—	0.4	$V_{CCIO} - 0.4$	8	-8
HSTL-15 Class II	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	—	0.4	$V_{CCIO} - 0.4$	16	-16
HSTL-12 Class I	-0.15	$V_{REF} - 0.08$	$V_{REF} + 0.08$	$V_{CCIO} + 0.15$	-0.24	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$V_{CCIO} + 0.24$	$0.25 * V_{CCIO}$	$0.75 * V_{CCIO}$	8	-8
HSTL-12 Class II	-0.15	$V_{REF} - 0.08$	$V_{REF} + 0.08$	$V_{CCIO} + 0.15$	-0.24	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$V_{CCIO} + 0.24$	$0.25 * V_{CCIO}$	$0.75 * V_{CCIO}$	14	-14

 For more illustrations of receiver input and transmitter output waveforms, and for other differential I/O standards, refer to the *High-Speed Differential Interfaces in Cyclone III Devices* chapter in volume 1 of the *Cyclone III Device Handbook*.

**Table 1-16.** Cyclone III Devices Differential SSTL I/O Standard Specifications

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>Swing(DC)</sub> (V)		V <sub>X(AC)</sub> (V)			V <sub>Swing(AC)</sub> (V)		V <sub>DX(AC)</sub> (V)		
	Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Max	Min	Typ	Max
SSTL-2 Class I, II	2.375	2.5	2.625	0.36	V <sub>CCIO</sub>	V <sub>CCIO</sub> /2 - 0.2	—	V <sub>CCIO</sub> /2 + 0.2	0.7	V <sub>CCIO</sub>	V <sub>CCIO</sub> /2 - 0.125	—	V <sub>CCIO</sub> /2 + 0.125
SSTL-18 Class I, II	1.7	1.8	1.90	0.25	V <sub>CCIO</sub>	V <sub>CCIO</sub> /2 - 0.175	—	V <sub>CCIO</sub> /2 + 0.175	0.5	V <sub>CCIO</sub>	V <sub>CCIO</sub> /2 - 0.125	—	V <sub>CCIO</sub> /2 + 0.125

**Table 1-17.** Cyclone III Devices Differential HSTL I/O Standard Specifications

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>DIF(DC)</sub> (V)		V <sub>X(AC)</sub> (V)			V <sub>CM(DC)</sub> (V)			V <sub>DIF(AC)</sub> (V)	
	Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Typ	Max	Min	Max
HSTL-18 Class I, II	1.71	1.8	1.89	0.2	—	0.85	—	0.95	0.85	—	0.95	0.4	—
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	—	0.71	—	0.79	0.71	—	0.79	0.4	—
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V <sub>CCIO</sub>	0.48 * V <sub>CCIO</sub>	—	0.52 * V <sub>CCIO</sub>	0.48 * V <sub>CCIO</sub>	—	0.52 * V <sub>CCIO</sub>	0.3	0.48 * V <sub>CCIO</sub>

**Table 1-18.** Cyclone III Devices Differential I/O Standard Specifications *(Note 1)* (Part 1 of 2)

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>ID</sub> (mV)		V <sub>ICM</sub> (V) (2)			V <sub>OD</sub> (mV) (3)			V <sub>OS</sub> (V) (3)		
	Min	Typ	Max	Min	Max	Min	Condition	Max	Min	Typ	Max	Min	Typ	Max
LVPECL (Row I/Os) (4)	2.375	2.5	2.625	100	—	0.05	D <sub>MAX</sub> ≤ 500 Mbps	1.80	—	—	—	—	—	—
						0.55	500 Mbps ≤ D <sub>MAX</sub> ≤ 700 Mbps	1.80						
						1.05	D <sub>MAX</sub> > 700 Mbps	1.55						
LVPECL (Column I/Os) (4)	2.375	2.5	2.625	100	—	0.05	D <sub>MAX</sub> ≤ 500 Mbps	1.80	—	—	—	—	—	—
						0.55	500 Mbps ≤ D <sub>MAX</sub> ≤ 700 Mbps	1.80						
						1.05	D <sub>MAX</sub> > 700 Mbps	1.55						
LVDS (Row I/Os)	2.375	2.5	2.625	100	—	0.05	D <sub>MAX</sub> ≤ 500 Mbps	1.80	247	—	600	1.125	1.25	1.375
						0.55	500 Mbps ≤ D <sub>MAX</sub> ≤ 700 Mbps	1.80						
						1.05	D <sub>MAX</sub> > 700 Mbps	1.55						
LVDS (Column I/Os)	2.375	2.5	2.625	100	—	0.05	D <sub>MAX</sub> ≤ 500 Mbps	1.80	247	—	600	1.125	1.25	1.375
						0.55	500 Mbps ≤ D <sub>MAX</sub> ≤ 700 Mbps	1.80						
						1.05	D <sub>MAX</sub> > 700 Mbps	1.55						
BLVDS (Row I/Os) (5)	2.375	2.5	2.625	100	—	—	—	—	—	—	—	—	—	—
BLVDS (Column I/Os) (5)	2.375	2.5	2.625	100	—	—	—	—	—	—	—	—	—	—

**Table 1-18.** Cyclone III Devices Differential I/O Standard Specifications (*Note 1*) (Part 2 of 2)

I/O Standard	$V_{CCIO}$ (V)			$V_{IO}$ (mV)		$V_{ICM}$ (V) (2)			$V_{OD}$ (mV) (3)			$V_{OS}$ (V) (3)		
	Min	Typ	Max	Min	Max	Min	Condition	Max	Min	Typ	Max	Min	Typ	Max
mini-LVDS (Row I/Os) (6)	2.375	2.5	2.625	—	—	—	—	—	300	—	600	1.0	1.2	1.4
mini-LVDS (Column I/Os) (6)	2.375	2.5	2.625	—	—	—	—	—	300	—	600	1.0	1.2	1.4
RSDS® (Row I/Os) (6)	2.375	2.5	2.625	—	—	—	—	—	100	200	600	0.5	1.2	1.5
RSDS (Column I/Os) (6)	2.375	2.5	2.625	—	—	—	—	—	100	200	600	0.5	1.2	1.5
PPDS® (Row I/Os) (6)	2.375	2.5	2.625	—	—	—	—	—	100	200	600	0.5	1.2	1.4
PPDS (Column I/Os) (6)	2.375	2.5	2.625	—	—	—	—	—	100	200	600	0.5	1.2	1.4

**Notes to Table 1-18:**

- (1) For an explanation of terms used in Table 1-18, refer to “Transmitter Output Waveform” in “Glossary” on page 1-29.
- (2)  $V_{IN}$  range:  $0\text{ V} \leq V_{IN} \leq 1.85\text{ V}$ .
- (3)  $R_L$  range:  $90 \leq R_L \leq 110\ \Omega$ .
- (4) LVPECL input standard is only supported at clock input. Output standard is not supported.
- (5) No fixed  $V_{IN}$ ,  $V_{OD}$ , and  $V_{OS}$  specifications for BLVDS. They are dependent on the system topology.
- (6) Mini-LVDS, RSDS, and PPDS standards are only supported at the output pins for Cyclone III devices.

## Power Consumption

You can use the following methods to estimate power for a design:

- the Excel-based EPE.
- the Quartus II PowerPlay power analyzer feature.

The interactive Excel-based EPE is used prior to designing the device to get a magnitude estimate of the device power. The Quartus II PowerPlay power analyzer provides better quality estimates based on the specifics of the design after place-and-route is complete. The PowerPlay power analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities which, combined with detailed circuit models, can yield very accurate power estimates.



For more information about power estimation tools, refer to the *Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in volume 3 of the *Quartus II Handbook*.

## Switching Characteristics

This section provides the performance characteristics of the core and periphery blocks for Cyclone III devices. All data is final and is based on actual silicon characterization and testing. These numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions.

### Core Performance Specifications

#### Clock Tree Specifications

Table 1-19 lists the clock tree specifications for Cyclone III devices.

**Table 1-19.** Cyclone III Devices Clock Tree Performance

Device	Performance			Unit
	C6	C7	C8	
EP3C5	500	437.5	402	MHz
EP3C10	500	437.5	402	MHz
EP3C16	500	437.5	402	MHz
EP3C25	500	437.5	402	MHz
EP3C40	500	437.5	402	MHz
EP3C55	500	437.5	402	MHz
EP3C80	500	437.5	402	MHz
EP3C120	(1)	437.5	402	MHz

**Note to Table 1-19:**

(1) EP3C120 offered in C7, C8, and I7 grades only.

#### PLL Specifications

Table 1-20 describes the PLL specifications for Cyclone III devices when operating in the commercial junction temperature range (0°C to 85°C), the industrial junction temperature range (-40°C to 100°C), and the automotive junction temperature range (-40°C to 125°C). For more information about PLL block, refer to “PLL Block” in “Glossary” on page 1-29.

**Table 1-20.** Cyclone III Devices PLL Specifications (Note 1) (Part 1 of 2)

Symbol	Parameter	Min	Typ	Max	Unit
$f_{IN}$ (2)	Input clock frequency	5	—	472.5	MHz
$f_{INPFD}$	PFD input frequency	5	—	325	MHz
$f_{VCO}$ (3)	PLL internal VCO operating range	600	—	1300	MHz
$f_{INDUTY}$	Input clock duty cycle	40	—	60	%
$t_{INJITTER\_CCJ}$ (4)	Input clock cycle-to-cycle jitter $F_{REF} \geq 100$ MHz	—	—	0.15	UI
	$F_{REF} < 100$ MHz	—	—	$\pm 750$	ps
$f_{OUT\_EXT}$ (external clock output) (2)	PLL output frequency	—	—	472.5	MHz

**Table 1-20.** Cyclone III Devices PLL Specifications (Note 1) (Part 2 of 2)

Symbol	Parameter	Min	Typ	Max	Unit
$f_{OUT}$ (to global clock)	PLL output frequency (-6 speed grade)	—	—	472.5	MHz
	PLL output frequency (-7 speed grade)	—	—	450	MHz
	PLL output frequency (-8 speed grade)	—	—	402.5	MHz
$t_{OUTDUTY}$	Duty cycle for external clock output (when set to 50%)	45	50	55	%
$t_{LOCK}$	Time required to lock from end of device configuration	—	—	1	ms
$t_{DLOCK}$	Time required to lock dynamically (after switchover, reconfiguring any non-post-scale counters/delays or areset is deasserted)	—	—	1	ms
$t_{OUTJITTER\_PERIOD\_DEDCLK}$ (5)	Dedicated clock output period jitter $F_{OUT} \geq 100$ MHz	—	—	300	ps
	$F_{OUT} < 100$ MHz	—	—	30	mUI
$t_{OUTJITTER\_CCJ\_DEDCLK}$ (5)	Dedicated clock output cycle-to-cycle jitter $F_{OUT} \geq 100$ MHz	—	—	300	ps
	$F_{OUT} < 100$ MHz	—	—	30	mUI
$t_{OUTJITTER\_PERIOD\_IO}$ (5)	Regular I/O period jitter $F_{OUT} \geq 100$ MHz	—	—	650	ps
	$F_{OUT} < 100$ MHz	—	—	75	mUI
$t_{OUTJITTER\_CCJ\_IO}$ (5)	Regular I/O cycle-to-cycle jitter $F_{OUT} \geq 100$ MHz	—	—	650	ps
	$F_{OUT} < 100$ MHz	—	—	75	mUI
$t_{PLL\_PSERR}$	Accuracy of PLL phase shift	—	—	$\pm 50$	ps
$t_{ARESET}$	Minimum pulse width on areset signal.	10	—	—	ns
$t_{CONFIGPLL}$	Time required to reconfigure scan chains for PLLs	—	3.5 (6)	—	SCANCLK cycles
$f_{SCANCLK}$	scanclk frequency	—	—	100	MHz

**Notes to Table 1-20:**

- (1)  $V_{CCD\_PLL}$  should always be connected to  $V_{CCINT}$  through decoupling capacitor and ferrite bead.
- (2) This parameter is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.
- (3) The  $V_{CO}$  frequency reported by the Quartus II software in the PLL summary section of the compilation report takes into consideration the  $V_{CO}$  post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the  $f_{VCO}$  specification.
- (4) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source, which is less than 200 ps.
- (5) Peak-to-peak jitter with a probability level of  $10^{-12}$  (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied.
- (6) With 100 MHz scanclk frequency.

## Embedded Multiplier Specifications

Table 1-21 describes the embedded multiplier specifications for Cyclone III devices.

**Table 1-21.** Cyclone III Devices Embedded Multiplier Specifications

Mode	Resources Used		Performance			Unit
	Number of Multipliers	C6	C7, I7, A7	C8		
9 × 9-bit multiplier	1	340	300	260	MHz	
18 × 18-bit multiplier	1	287	250	200	MHz	

## Memory Block Specifications

Table 1-22 describes the M9K memory block specifications for Cyclone III devices.

**Table 1-22.** Cyclone III Devices Memory Block Performance Specifications

Memory	Mode	Resources Used		Performance			
		LEs	M9K Memory	C6	C7, I7, A7	C8	Unit
M9K Block	FIFO 256 × 36	47	1	315	274	238	MHz
	Single-port 256 × 36	0	1	315	274	238	MHz
	Simple dual-port 256 × 36 CLK	0	1	315	274	238	MHz
	True dual port 512 × 18 single CLK	0	1	315	274	238	MHz

## Configuration and JTAG Specifications

Table 1-23 lists the configuration mode specifications for Cyclone III devices.

**Table 1-23.** Cyclone III Devices Configuration Mode Specifications

Programming Mode	DCLK F <sub>max</sub>	Unit
Passive Serial (PS)	133	MHz
Fast Passive Parallel (FPP) (1)	100	MHz

**Note to Table 1-23:**

(1) EP3C40 and smaller density members support 133 MHz.

Table 1-24 lists the active configuration mode specifications for Cyclone III devices.

**Table 1-24.** Cyclone III Devices Active Configuration Mode Specifications

Programming Mode	DCLK Range	Unit
Active Parallel (AP)	20 – 40	MHz
Active Serial (AS)	20 – 40	MHz

Table 1-25 shows the JTAG timing parameters and values for Cyclone III devices.

**Table 1-25.** Cyclone III Devices JTAG Timing Parameters (Note 1)

Symbol	Parameter	Min	Max	Unit
$t_{JCP}$	TCK clock period	40	—	ns
$t_{JCH}$	TCK clock high time	20	—	ns
$t_{JCL}$	TCK clock low time	20	—	ns
$t_{JPSU\_TDI}$	JTAG port setup time for TDI (2)	1	—	ns
$t_{JPSU\_TMS}$	JTAG port setup time for TMS (2)	3	—	ns
$t_{JPH}$	JTAG port hold time	10	—	ns
$t_{JPCO}$	JTAG port clock to output (2)	—	15	ns
$t_{JPZX}$	JTAG port high impedance to valid output (2)	—	15	ns
$t_{JPXZ}$	JTAG port valid output to high impedance (2)	—	15	ns
$t_{JSSU}$	Capture register setup time (2)	5	—	ns
$t_{JSH}$	Capture register hold time	10	—	ns
$t_{JSCO}$	Update register clock to output	—	25	ns
$t_{JSZX}$	Update register high impedance to valid output	—	25	ns
$t_{JSXZ}$	Update register valid output to high impedance	—	25	ns

**Notes to Table 1-25:**

- (1) For more information about JTAG waveforms, refer to “JTAG Waveform” in “Glossary” on page 1-29.
- (2) The specification is shown for 3.3-, 3.0-, and 2.5-V LVTTTL/LVCMOS operation of JTAG pins. For 1.8-V LVTTTL/LVCMOS and 1.5-V LVCMOS, the JTAG port clock to output time is 16 ns.

## Periphery Performance

### High-Speed I/O Specifications

Table 1-26 through Table 1-31 show the high-speed I/O timing for Cyclone III devices. For definitions of high-speed timing specifications, refer to “Glossary” on page 1-29.

**Table 1-26.** Cyclone III Devices RSDS Transmitter Timing Specifications (Note 1), (2) (Part 1 of 2)

Symbol	Modes	C6			C7, I7			C8, A7			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$f_{HSCLK}$ (input clock frequency)	×10	10	—	180	10	—	155.5	10	—	155.5	MHz
	×8	10	—	180	10	—	155.5	10	—	155.5	MHz
	×7	10	—	180	10	—	155.5	10	—	155.5	MHz
	×4	10	—	180	10	—	155.5	10	—	155.5	MHz
	×2	10	—	180	10	—	155.5	10	—	155.5	MHz
	×1	10	—	360	10	—	311	10	—	311	MHz

**Table 1-26.** Cyclone III Devices RSDS Transmitter Timing Specifications (Note 1), (2) (Part 2 of 2)

Symbol	Modes	C6			C7, I7			C8, A7			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Device operation in Mbps	×10	100	—	360	100	—	311	100	—	311	Mbps
	×8	80	—	360	80	—	311	80	—	311	Mbps
	×7	70	—	360	70	—	311	70	—	311	Mbps
	×4	40	—	360	40	—	311	40	—	311	Mbps
	×2	20	—	360	20	—	311	20	—	311	Mbps
	×1	10	—	360	10	—	311	10	—	311	Mbps
t <sub>DUTY</sub>	—	45	—	55	45	—	55	45	—	55	%
TCCS	—	—	—	200	—	—	200	—	—	200	ps
Output jitter (peak to peak)	—	—	—	500	—	—	500	—	—	550	ps
t <sub>RISE</sub>	20 – 80%, C <sub>LOAD</sub> = 5 pF	—	500	—	—	500	—	—	500	—	ps
t <sub>FALL</sub>	20 – 80%, C <sub>LOAD</sub> = 5 pF	—	500	—	—	500	—	—	500	—	ps
t <sub>LOCK</sub> (3)	—	—	—	1	—	—	1	—	—	1	ms

**Notes to Table 1-26:**

- (1) Applicable for true RSDS and emulated RSDS\_E\_3R transmitter.
- (2) True RSDS transmitter is only supported at output pin of Row I/O (Banks 1, 2, 5, and 6). Emulated RSDS transmitter is supported at the output pin of all I/O banks.
- (3) t<sub>LOCK</sub> is the time required for the PLL to lock from the end of device configuration.

**Table 1-27.** Cyclone III Devices Emulated RSDS\_E\_1R Transmitter Timing Specifications (Note 1) (Part 1 of 2)

Symbol	Modes	C6			C7, I7			C8, A7			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
f <sub>HCLK</sub> (input clock frequency)	×10	10	—	85	10	—	85	10	—	85	MHz
	×8	10	—	85	10	—	85	10	—	85	MHz
	×7	10	—	85	10	—	85	10	—	85	MHz
	×4	10	—	85	10	—	85	10	—	85	MHz
	×2	10	—	85	10	—	85	10	—	85	MHz
	×1	10	—	170	10	—	170	10	—	170	MHz
Device operation in Mbps	×10	100	—	170	100	—	170	100	—	170	Mbps
	×8	80	—	170	80	—	170	80	—	170	Mbps
	×7	70	—	170	70	—	170	70	—	170	Mbps
	×4	40	—	170	40	—	170	40	—	170	Mbps
	×2	20	—	170	20	—	170	20	—	170	Mbps
	×1	10	—	170	10	—	170	10	—	170	Mbps
t <sub>DUTY</sub>	—	45	—	55	45	—	55	45	—	55	%
TCCS	—	—	—	200	—	—	200	—	—	200	ps
Output jitter (peak to peak)	—	—	—	500	—	—	500	—	—	550	ps

**Table 1-27.** Cyclone III Devices Emulated RSDS\_E\_1R Transmitter Timing Specifications (Note 1) (Part 2 of 2)

Symbol	Modes	C6			C7, I7			C8, A7			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$t_{RISE}$	20 – 80%, $C_{LOAD} = 5 \text{ pF}$	—	500	—	—	500	—	—	500	—	ps
$t_{FALL}$	20 – 80%, $C_{LOAD} = 5 \text{ pF}$	—	500	—	—	500	—	—	500	—	ps
$t_{LOCK} (2)$	—	—	—	1	—	—	1	—	—	1	ms

**Notes to Table 1-27:**

- (1) Emulated RSDS\_E\_1R transmitter is supported at the output pin of all I/O banks.
- (2)  $t_{LOCK}$  is the time required for the PLL to lock from the end of device configuration.

**Table 1-28.** Cyclone III Devices Mini-LVDS Transmitter Timing Specifications (Note 1), (2)

Symbol	Modes	C6			C7, I7			C8, A7			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$f_{HCLK}$ (input clock frequency)	×10	10	—	200	10	—	155.5	10	—	155.5	MHz
	×8	10	—	200	10	—	155.5	10	—	155.5	MHz
	×7	10	—	200	10	—	155.5	10	—	155.5	MHz
	×4	10	—	200	10	—	155.5	10	—	155.5	MHz
	×2	10	—	200	10	—	155.5	10	—	155.5	MHz
	×1	10	—	400	10	—	311	10	—	311	MHz
Device operation in Mbps	×10	100	—	400	100	—	311	100	—	311	Mbps
	×8	80	—	400	80	—	311	80	—	311	Mbps
	×7	70	—	400	70	—	311	70	—	311	Mbps
	×4	40	—	400	40	—	311	40	—	311	Mbps
	×2	20	—	400	20	—	311	20	—	311	Mbps
	×1	10	—	400	10	—	311	10	—	311	Mbps
$t_{DUTY}$	—	45	—	55	45	—	55	45	—	55	%
TCCS	—	—	—	200	—	—	200	—	—	200	ps
Output jitter (peak to peak)	—	—	—	500	—	—	500	—	—	550	ps
$t_{RISE}$	20 – 80%, $C_{LOAD} = 5 \text{ pF}$	—	500	—	—	500	—	—	500	—	ps
$t_{FALL}$	20 – 80%, $C_{LOAD} = 5 \text{ pF}$	—	500	—	—	500	—	—	500	—	ps
$t_{LOCK} (3)$	—	—	—	1	—	—	1	—	—	1	ms

**Notes to Table 1-28:**

- (1) Applicable for true and emulated mini-LVDS transmitter.
- (2) True mini-LVDS transmitter is only supported at the output pin of Row I/O (Banks 1, 2, 5, and 6). Emulated mini-LVDS transmitter is supported at the output pin of all I/O banks.
- (3)  $t_{LOCK}$  is the time required for the PLL to lock from the end of device configuration.

**Table 1-29.** Cyclone III Devices True LVDS Transmitter Timing Specifications (Note 1)

Symbol	Modes	C6		C7, I7		C8, A7		Unit
		Min	Max	Min	Max	Min	Max	
$f_{\text{HSCLK}}$ (input clock frequency)	×10	10	420	10	370	10	320	MHz
	×8	10	420	10	370	10	320	MHz
	×7	10	420	10	370	10	320	MHz
	×4	10	420	10	370	10	320	MHz
	×2	10	420	10	370	10	320	MHz
	×1	10	420	10	402.5	10	402.5	MHz
HSIODR	×10	100	840	100	740	100	640	Mbps
	×8	80	840	80	740	80	640	Mbps
	×7	70	840	70	740	70	640	Mbps
	×4	40	840	40	740	40	640	Mbps
	×2	20	840	20	740	20	640	Mbps
	×1	10	420	10	402.5	10	402.5	Mbps
$t_{\text{DUTY}}$	—	45	55	45	55	45	55	%
TCCS	—	—	200	—	200	—	200	ps
Output jitter (peak to peak)	—	—	500	—	500	—	550	ps
$t_{\text{LOCK}}$ (2)	—	—	1	—	1	—	1	ms

**Notes to Table 1-29:**

- (1) True LVDS transmitter is only supported at the output pin of Row I/O (Banks 1, 2, 5, and 6).
- (2)  $t_{\text{LOCK}}$  is the time required for the PLL to lock from the end of device configuration.

**Table 1-30.** Cyclone III Devices Emulated LVDS Transmitter Timing Specifications (Note 1) (Part 1 of 2)

Symbol	Modes	C6		C7, I7		C8, A7		Unit
		Min	Max	Min	Max	Min	Max	
$f_{\text{HSCLK}}$ (input clock frequency)	×10	10	320	10	320	10	275	MHz
	×8	10	320	10	320	10	275	MHz
	×7	10	320	10	320	10	275	MHz
	×4	10	320	10	320	10	275	MHz
	×2	10	320	10	320	10	275	MHz
	×1	10	402.5	10	402.5	10	402.5	MHz
HSIODR	×10	100	640	100	640	100	550	Mbps
	×8	80	640	80	640	80	550	Mbps
	×7	70	640	70	640	70	550	Mbps
	×4	40	640	40	640	40	550	Mbps
	×2	20	640	20	640	20	550	Mbps
	×1	10	402.5	10	402.5	10	402.5	Mbps
$t_{\text{DUTY}}$	—	45	55	45	55	45	55	%

**Table 1-30.** Cyclone III Devices Emulated LVDS Transmitter Timing Specifications (*Note 1*) (Part 2 of 2)

Symbol	Modes	C6		C7, I7		C8, A7		Unit
		Min	Max	Min	Max	Min	Max	
TCCS	—	—	200	—	200	—	200	ps
Output jitter (peak to peak)	—	—	500	—	500	—	550	ps
$t_{\text{LOCK}}$ (2)	—	—	1	—	1	—	1	ms

**Notes to Table 1-30:**

- (1) Emulated LVDS transmitter is supported at the output pin of all I/O banks.  
(2)  $t_{\text{LOCK}}$  is the time required for the PLL to lock from the end of device configuration.

**Table 1-31.** Cyclone III Devices LVDS Receiver Timing Specifications (*Note 1*)

Symbol	Modes	C6		C7, I7		C8, A7		Unit
		Min	Max	Min	Max	Min	Max	
$f_{\text{HSCLK}}$ (input clock frequency)	×10	10	437.5	10	370	10	320	MHz
	×8	10	437.5	10	370	10	320	MHz
	×7	10	437.5	10	370	10	320	MHz
	×4	10	437.5	10	370	10	320	MHz
	×2	10	437.5	10	370	10	320	MHz
	×1	10	437.5	10	402.5	10	402.5	MHz
HSIODR	×10	100	875	100	740	100	640	Mbps
	×8	80	875	80	740	80	640	Mbps
	×7	70	875	70	740	70	640	Mbps
	×4	40	875	40	740	40	640	Mbps
	×2	20	875	20	740	20	640	Mbps
	×1	10	437.5	10	402.5	10	402.5	Mbps
SW	—	—	400	—	400	—	400	ps
Input jitter tolerance	—	—	500	—	500	—	550	ps
$t_{\text{LOCK}}$ (2)	—	—	1	—	1	—	1	ms

**Notes to Table 1-31:**

- (1) LVDS receiver is supported at all banks.  
(2)  $t_{\text{LOCK}}$  is the time required for the PLL to lock from the end of device configuration.

## External Memory Interface Specifications

Cyclone III devices support external memory interfaces up to 200 MHz. The external memory interfaces for Cyclone III devices are auto-calibrating and easy to implement.

Table 1-32 through Table 1-35 list the external memory interface specifications for Cyclone III devices and are useful when performing memory interface timing analysis.

**Table 1-32.** Cyclone III Devices Maximum Clock Rate Support for External Memory Interfaces with Half-Rate Controller (Note 1),(2)

Memory Standard	C6 Speed Grade (MHz)			C7 Speed Grade (MHz)			C8 Speed Grade (MHz)			I7 Speed Grade (MHz)			A7 Speed Grade (MHz)		
	Column I/O Banks	Row I/O Banks	Wraparound Mode	Column I/O Banks	Row I/O Banks	Wraparound Mode	Column I/O Banks	Row I/O Banks	Wraparound Mode	Column I/O Banks	Row I/O Banks	Wraparound Mode	Column I/O Banks	Row I/O Banks	Wraparound Mode
DDR2 SDRAM (3),(4)	200	167	167	167	150	133	167	133	125	167	150	133	167	133	125
DDR SDRAM (3)	167	150	133	150	133	125	133	125	100	150	133	125	133	125	100
QDR II SRAM (5)	167	167	150	150	150	133	133	133	125	150	150	133	133	133	125

**Notes to Table 1-32:**

- (1) Column I/O banks refer to top and bottom I/Os. Row I/O banks refer to right and left I/Os. Wraparound mode refers to combination of column and row I/Os.
- (2) The supported operating frequencies listed here are memory interface maximums for the FPGA device. The actual achievable performance of your design is based on the design and system specific factors, as well as static timing analysis of the completed design.
- (3) The values apply for interfaces with both modules and components.
- (4) For more information on the required DDR2 memory device speed grade for external memory interface to achieve performance as stated in this table, refer to AN445: *Design Guidelines for Implementing DDR and DDR2 SDRAM Interfaces in Cyclone III Devices*.
- (5) QDR II SRAM also supports the 1.5-V HSTL I/O standard. However, Altera recommends using the 1.8-V HSTL I/O standard for maximum performance because of the higher I/O drive strength.

**Table 1-33.** Cyclone III Devices Maximum Clock Rate Support for External Memory Interfaces with Full-Rate Controller (Note 1),(2) (Part 1 of 2)

Memory Standard	C6 Speed Grade (MHz)		C7 Speed Grade (MHz)		C8 Speed Grade (MHz)		I7 Speed Grade (MHz)		A7 Speed Grade (MHz)	
	Column I/O Banks	Row I/O Banks	Column I/O Banks	Row I/O Banks	Column I/O Banks	Row I/O Banks	Column I/O Banks	Row I/O Banks	Column I/O Banks	Row I/O Banks
DDR2 SDRAM (3),(4),(5)	200	167	167	150	167	133	167	150	167	133

**Table 1-33.** Cyclone III Devices Maximum Clock Rate Support for External Memory Interfaces with Full-Rate Controller (Note 1),(2) (Part 2 of 2)

Memory Standard	C6 Speed Grade (MHz)		C7 Speed Grade (MHz)		C8 Speed Grade (MHz)		I7 Speed Grade (MHz)		A7 Speed Grade (MHz)	
	Column I/O Banks	Row I/O Banks	Column I/O Banks	Row I/O Banks	Column I/O Banks	Row I/O Banks	Column I/O Banks	Row I/O Banks	Column I/O Banks	Row I/O Banks
DDR SDRAM (3)	167	150	150	133	133	125	150	133	133	125

**Notes to Table 1-33:**

- (1) Column I/O banks refer to top and bottom I/Os. Row I/O banks refer to right and left I/Os.
- (2) The supported operating frequencies listed here are memory interface maximums for the FPGA device. The actual achievable performance of your design is based on the design and system specific factors, as well as static timing analysis of the completed design.
- (3) The values apply for interfaces with both modules and components.
- (4) We recommend the use of ALTMEMPHY AFI mode to achieve these quoted maximum clock rate due to lower performance of Non-AFI mode.
- (5) For the required DDR2 memory device speed grade for external memory interface to achieve performance as stated in this table, refer to [AN445: Design Guidelines for Implementing DDR and DDR2 SDRAM Interfaces in Cyclone III Devices](#).

**Table 1-34.** Cyclone III Devices FPGA Sampling Window (SW) Requirement – Read Side (Note 1) (Part 1 of 2)

Memory Standard	Column I/Os		Row I/Os		Wraparound Mode	
	Setup	Hold	Setup	Hold	Setup	Hold
<b>C6</b>						
DDR2 SDRAM	580	550	690	640	850	800
DDR SDRAM	585	535	700	650	870	820
QDR II SRAM	785	735	805	755	905	855
<b>C7</b>						
DDR2 SDRAM	705	650	770	715	985	930
DDR SDRAM	675	620	795	740	970	915
QDR II SRAM	900	845	910	855	1085	1030
<b>C8</b>						
DDR2 SDRAM	785	720	930	870	1115	1055
DDR SDRAM	800	740	915	855	1185	1125
QDR II SRAM	1050	990	1065	1005	1210	1150
<b>I7</b>						
DDR2 SDRAM	765	710	855	800	1040	985
DDR SDRAM	745	690	880	825	1000	945
QDR II SRAM	945	890	955	900	1130	1075
<b>A7</b>						
DDR2 SDRAM	805	745	1020	960	1145	1085
DDR SDRAM	880	820	955	935	1220	1160

**Table 1-34.** Cyclone III Devices FPGA Sampling Window (SW) Requirement – Read Side (Note 1) (Part 2 of 2)

Memory Standard	Column I/Os		Row I/Os		Wraparound Mode	
	Setup	Hold	Setup	Hold	Setup	Hold
QDRII SRAM	1090	1030	1105	1045	1250	1190

Note to Table 1-34:

- (1) Column I/Os refer to top and bottom I/Os. Row I/Os refer to right and left I/Os. Wraparound mode refers to the combination of column and row I/Os.

**Table 1-35.** Cyclone III Devices Transmitter Channel-to-Channel Skew (TCCS) – Write Side (Note 1) (Part 1 of 2)

Memory Standard	I/O Standard	Column I/Os (ps)		Row I/Os (ps)		Wraparound Mode (ps)	
		Lead	Lag	Lead	Lag	Lead	Lag
<b>C6</b>							
DDR2 SDRAM	SSTL-18 Class I	790	380	790	380	890	480
	SSTL-18 Class II	870	490	870	490	970	590
DDR SDRAM	SSTL-2 Class I	750	320	750	320	850	420
	SSTL-2 Class II	860	350	860	350	960	450
QDRII SRAM	1.8 V HSTL Class I	780	410	780	410	880	510
	1.8 V HSTL Class II	830	510	830	510	930	610
<b>C7</b>							
DDR2 SDRAM	SSTL-18 Class I	915	410	915	410	1015	510
	SSTL-18 Class II	1025	545	1025	545	1125	645
DDR SDRAM	SSTL-2 Class I	880	340	880	340	980	440
	SSTL-2 Class II	1010	380	1010	380	1110	480
QDRII SRAM	1.8 V HSTL Class I	910	450	910	450	1010	550
	1.8 V HSTL Class II	1010	570	1010	570	1110	670
<b>C8</b>							
DDR2 SDRAM	SSTL-18 Class I	1040	440	1040	440	1140	540
	SSTL-18 Class II	1180	600	1180	600	1280	700
DDR SDRAM	SSTL-2 Class I	1010	360	1010	360	1110	460
	SSTL-2 Class II	1160	410	1160	410	1260	510
QDRII SRAM	1.8 V HSTL Class I	1040	490	1040	490	1140	590
	1.8 V HSTL Class II	1190	630	1190	630	1290	730
<b>I7</b>							
DDR2 SDRAM	SSTL-18 Class I	961	431	961	431	1061	531
	SSTL-18 Class II	1076	572	1076	572	1176	672
DDR SDRAM	SSTL-2 Class I	924	357	924	357	1024	457
	SSTL-2 Class II	1061	399	1061	399	1161	499
QDRII SRAM	1.8 V HSTL Class I	956	473	956	473	1056	573
	1.8 V HSTL Class II	1061	599	1061	599	1161	699

**Table 1-35.** Cyclone III Devices Transmitter Channel-to-Channel Skew (TCCS) – Write Side (*Note 1*) (Part 2 of 2)

Memory Standard	I/O Standard	Column I/Os (ps)		Row I/Os (ps)		Wraparound Mode (ps)	
		Lead	Lag	Lead	Lag	Lead	Lag
<b>A7</b>							
DDR2 SDRAM (2)	SSTL-18 Class I	1092	462	1092	462	1192	562
	SSTL-18 Class II	1239	630	1239	630	1339	730
DDR SDRAM	SSTL-2 Class I	1061	378	1061	378	1161	478
	SSTL-2 Class II	1218	431	1218	431	1318	531
QDR II SRAM	1.8 V HSTL Class I	1092	515	1092	515	1192	615
	1.8 V HSTL Class II	1250	662	1250	662	1350	762

**Notes to Table 1-35:**

- (1) Column I/O banks refer to top and bottom I/Os. Row I/O banks refer to right and left I/Os. Wraparound mode refers to the combination of column and row I/Os.
- (2) For DDR2 SDRAM write timing performance on Columns I/O for C8 and A7 devices, 97.5 degree phase offset is required.

**Table 1-36.** Cyclone III Devices Memory Output Clock Jitter Specifications (*Note 1*), (*2*)

Parameter	Symbol	Min	Max	Unit
Clock period jitter	$t_{JIT(per)}$	-125	125	ps
Cycle-to-cycle period jitter	$t_{JIT(cc)}$	-200	200	ps
Duty cycle jitter	$t_{JIT(duty)}$	-150	150	ps

**Notes to Table 1-36:**

- (1) The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2 standard.
- (2) The clock jitter specification applies to memory output clock pins generated using DDIO circuits clocked by a PLL output routed on a global clock network.

**Duty Cycle Distortion Specifications**

Table 1-37 lists the worst case duty cycle distortion for Cyclone III devices.

**Table 1-37.** Duty Cycle Distortion on Cyclone III Devices I/O Pins (*Note 1*), (*2*)

Symbol	C6		C7, I7		C8, A7		Unit
	Min	Max	Min	Max	Min	Max	
Output Duty Cycle	45	55	45	55	45	55	%

**Notes to Table 1-37:**

- (1) Duty cycle distortion specification applies to clock outputs from PLLs, global clock tree, and IOE driving dedicated and general purpose I/O pins.
- (2) Cyclone III devices meet specified duty cycle distortion at maximum output toggle rate for each combination of I/O standard and current strength.

## OCT Calibration Timing Specification

Table 1-38 lists the duration of calibration for series OCT with calibration at device power-up for Cyclone III devices.

**Table 1-38.** Cyclone III Devices Timing Specification for Series OCT with Calibration at Device Power-Up (Note 1)

Symbol	Description	Maximum	Units
$t_{OCTCAL}$	Duration of series OCT with calibration at device power-up	20	$\mu$ s

**Notes to Table 1-38:**

- (1) OCT calibration takes place after device configuration, before entering user mode.

## IOE Programmable Delay

Table 1-39 and Table 1-40 show IOE programmable delay for Cyclone III devices.

**Table 1-39.** Cyclone III Devices IOE Programmable Delay on Column Pins (Note 1), (2)

Parameter	Paths Affected	Number of Settings	Min Offset	Max Offset							Unit
				Fast Corner		Slow Corner					
				A7, I7	C6	C6	C7	C8	I7	A7	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.211	1.314	2.175	2.32	2.386	2.366	2.49	ns
Input delay from pin to input register	Pad to I/O input register	8	0	1.203	1.307	2.19	2.387	2.54	2.43	2.545	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.479	0.504	0.915	1.011	1.107	1.018	1.048	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.664	0.694	1.199	1.378	1.532	1.392	1.441	ns

**Notes to Table 1-39:**

- (1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of the Quartus II software.  
 (2) The minimum and maximum offset timing numbers are in reference to setting '0' as available in the Quartus II software.

**Table 1-40.** Cyclone III Devices IOE Programmable Delay on Row Pins (Note 1), (2)

Parameter	Paths Affected	Number of Settings	Min Offset	Max Offset							Unit
				Fast Corner		Slow Corner					
				A7, I7	C6	C6	C7	C8	I7	A7	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.209	1.314	2.174	2.335	2.406	2.381	2.505	ns
Input delay from pin to input register	Pad to I/O input register	8	0	1.207	1.312	2.202	2.402	2.558	2.447	2.557	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.51	0.537	0.962	1.072	1.167	1.074	1.101	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.669	0.698	1.207	1.388	1.542	1.403	1.45	ns

**Notes to Table 1-40:**

- (1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of Quartus II software.
- (2) The minimum and maximum offset timing numbers are in reference to setting '0' as available in the Quartus II software

## I/O Timing

You can use the following methods to determine the I/O timing:

- the Excel-based I/O Timing.
- the Quartus II timing analyzer.

The Excel-based I/O Timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get a timing budget estimation as part of the link timing analysis. The Quartus II timing analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after place-and-route is complete.




The Excel-based I/O Timing spreadsheet is downloadable from [Cyclone III Devices Literature](#) website.




# Glossary

Table 1-41 shows the glossary for this chapter.

**Table 1-41.** Glossary (Part 1 of 5)

Letter	Term	Definitions
A	—	—
B	—	—
C	—	—
D	—	—
E	—	—
F	$f_{\text{HSCLK}}$	HIGH-SPEED I/O Block: High-speed receiver/transmitter input and output clock frequency.
G	GCLK	Input pin directly to Global Clock network.
	GCLK PLL	Input pin to Global Clock network through PLL.
H	HSIODR	HIGH-SPEED I/O Block: Maximum/minimum LVDS data transfer rate ( $\text{HSIODR} = 1/\text{TUI}$ ).
I	Input Waveforms for the SSTL Differential I/O Standard	
J	JTAG Waveform	
K	—	—
L	—	—
M	—	—
N	—	—
O	—	—


**Table 1-41.** Glossary (Part 2 of 5)

Letter	Term	Definitions
P	PLL Block	<p>The following block diagram highlights the PLL Specification parameters.</p>  <p><b>Key</b>  <span style="display: inline-block; width: 10px; height: 10px; background-color: #cccccc; border: 1px solid black;"></span> Reconfigurable in User Mode</p>
Q	—	—
R	<p><math>R_L</math></p> <p>Receiver Input Waveform</p> <p>RSKM (Receiver input skew margin)</p>	<p>Receiver differential input discrete resistor (external to Cyclone III devices).</p> <p>Receiver Input Waveform for LVDS and LVPECL Differential Standards.</p> <p><b>Single-Ended Waveform</b></p>  <p><b>Differential Waveform (Mathematical Function of Positive &amp; Negative Channel)</b></p>  <p>HIGH-SPEED I/O Block: The total margin left after accounting for the sampling window and TCCS.  <math>RSKM = (TUI - SW - TCCS) / 2.</math></p>

**Table 1-41.** Glossary (Part 3 of 5)

Letter	Term	Definitions
S	Single-ended Voltage referenced I/O Standard	<p>The JEDEC standard for SSTI and HSTL I/O standards defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input crosses the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform <i>ringing</i>.</p>
	SW (Sampling Window)	HIGH-SPEED I/O Block: The period of time during which the data must be valid to capture it correctly. The setup and hold times determine the ideal strobe position in the sampling window.
T	$t_c$	High-speed receiver/transmitter input and output clock period.
	TCCS (Channel-to-channel-skew)	HIGH-SPEED I/O Block: The timing difference between the fastest and slowest output edges, including $t_{co}$ variation and clock skew. The clock is included in the TCCS measurement.
	tcin	Delay from clock pad to I/O input register.
	$t_{co}$	Delay from clock pad to I/O output.
	tcout	Delay from clock pad to I/O output register.
	$t_{DUTY}$	HIGH-SPEED I/O Block: Duty cycle on high-speed transmitter output clock.
	$t_{FALL}$	Signal High-to-low transition time (80–20%).
	$t_H$	Input register hold time.
	Timing Unit Interval (TUI)	HIGH-SPEED I/O block: The timing budget allowed for skew, propagation delays, and data sampling window. (TUI = $1/(\text{Receiver Input Clock Frequency Multiplication Factor}) = t_c/w$ ).
	$t_{INJITTER}$	Period jitter on PLL clock input.
	$t_{OUTJITTER\_DEDCLK}$	Period jitter on dedicated clock output driven by a PLL.
	$t_{OUTJITTER\_IO}$	Period jitter on general purpose I/O driven by a PLL.
	tpllcin	Delay from PLL inclk pad to I/O input register.
	tpllcout	Delay from PLL inclk pad to I/O output register.

**Table 1-41.** Glossary (Part 4 of 5)

Letter	Term	Definitions
	Transmitter Output Waveform	<p>Transmitter Output Waveforms for the LVDS, mini-LVDS, PPDS and RSDS Differential I/O Standards</p>  <p>The figure contains two diagrams. The top diagram, titled 'Single-Ended Waveform', shows two signal lines crossing at a point. The positive channel (p) is labeled as <math>V_{OH}</math> and the negative channel (n) is labeled as <math>V_{OL}</math>. The voltage difference between the two channels is <math>V_{OD}</math>. The voltage from the crossing point to the ground line is <math>V_{OS}</math>. The bottom diagram, titled 'Differential Waveform (Mathematical Function of Positive &amp; Negative Channel)', shows a single waveform centered around a 0 V line. The peak-to-peak voltage is <math>V_{OD}</math>. The waveform is labeled 'p - n' at the bottom.</p>
	$t_{RISE}$	Signal Low-to-high transition time (20–80%).
	$t_{SU}$	Input register setup time.
<b>U</b>	—	—

**Table 1-41.** Glossary (Part 5 of 5)

Letter	Term	Definitions
<b>V</b>	$V_{CM(DC)}$	DC Common Mode Input Voltage.
	$V_{DIF(AC)}$	AC differential Input Voltage: The minimum AC input differential voltage required for switching.
	$V_{DIF(DC)}$	DC differential Input Voltage: The minimum DC input differential voltage required for switching.
	$V_{ICM}$	Input Common Mode Voltage: The common mode of the differential signal at the receiver.
	$V_{ID}$	Input differential Voltage Swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
	$V_{IH}$	Voltage Input High: The minimum positive voltage applied to the input which is accepted by the device as a logic high.
	$V_{IH(AC)}$	High-level AC input voltage.
	$V_{IH(DC)}$	High-level DC input voltage.
	$V_{IL}$	Voltage Input Low: The maximum positive voltage applied to the input which is accepted by the device as a logic low.
	$V_{IL(AC)}$	Low-level AC input voltage.
	$V_{IL(DC)}$	Low-level DC input voltage.
	$V_{IN}$	DC input voltage.
	$V_{OCM}$	Output Common Mode Voltage: The common mode of the differential signal at the transmitter.
	$V_{OD}$	Output differential Voltage Swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. $V_{OD} = V_{OH} - V_{OL}$ .
	$V_{OH}$	Voltage Output High: The maximum positive voltage from an output which the device considers is accepted as the minimum positive high level.
	$V_{OL}$	Voltage Output Low: The maximum positive voltage from an output which the device considers is accepted as the maximum positive low level.
	$V_{OS}$	Output offset voltage: $V_{OS} = (V_{OH} + V_{OL}) / 2$ .
	$V_{OX(AC)}$	AC differential Output cross point voltage: The voltage at which the differential output signals must cross.
	$V_{REF}$	Reference voltage for SSTL, HSTL I/O Standards.
	$V_{REF(AC)}$	AC input reference voltage for SSTL, HSTL I/O Standards. $V_{REF(AC)} = V_{REF(DC)} + \text{noise}$ . The peak-to-peak AC noise on $V_{REF}$ should not exceed 2% of $V_{REF(DC)}$ .
	$V_{REF(DC)}$	DC input reference voltage for SSTL, HSTL I/O Standards.
	$V_{SWING(AC)}$	AC differential Input Voltage: AC Input differential voltage required for switching. For the SSTL Differential I/O Standard, refer to Input Waveforms.
	$V_{SWING(DC)}$	DC differential Input Voltage: DC Input differential voltage required for switching. For the SSTL Differential I/O Standard, refer to Input Waveforms.
$V_{TT}$	Termination voltage for SSTL, HSTL I/O Standards.	
$V_{X(AC)}$	AC differential Input cross point Voltage: The voltage at which the differential input signals must cross.	
<b>W</b>	—	—
<b>X</b>	—	—
<b>Y</b>	—	—
<b>Z</b>	—	—

## Document Revision History

Table 1-42 shows the revision history for this chapter.

**Table 1-42.** Document Revision History (Part 1 of 3)

Date and Document Version	Changes Made	Summary of Changes
July 2009 v3.1	Minor edit to the hyperlinks	—
June 2009 v3.0	<ul style="list-style-type: none"> <li>■ Changed chapter title from DC and Switching Characteristics to “Cyclone III Device Data Sheet” on page 1-1.</li> <li>■ Updated (Note 1) to Table 1-23 on page 1-17.</li> <li>■ Updated “External Memory Interface Specifications” on page 1-23.</li> <li>■ Replaced Table 1-32 on page 1-23.</li> <li>■ Replaced Table 1-33 on page 1-23.</li> <li>■ Added Table 1-36 on page 1-26.</li> <li>■ Updated “I/O Timing” on page 1-28.</li> <li>■ Removed “Typical Design Performance” section.</li> <li>■ Removed “I/O Timing” subsections.</li> </ul>	—
October 2008 v2.2	<ul style="list-style-type: none"> <li>■ Updated chapter to new template</li> <li>■ Updated Table 1-1, Table 1-3, and Table 1-18</li> <li>■ Added (Note 7) to Table 1-3</li> <li>■ Added the “OCT Calibration Timing Specification” section</li> <li>■ Updated “Glossary” section</li> </ul>	—
July 2008 v2.1	<ul style="list-style-type: none"> <li>■ Updated Table 1-38</li> <li>■ Added BLVDS information (I/O standard) into Table 1-39, Table 1-40, Table 1-41, Table 1-42</li> <li>■ Updated Table 1-43, Table 1-46, Table 1-47, Table 1-48, Table 1-49, Table 1-50, Table 1-51, Table 1-52, Table 1-53, Table 1-54, Table 1-55, Table 1-56, Table 1-57, Table 1-58, Table 1-59, Table 1-60, Table 1-61, Table 1-62, Table 1-63, Table 1-68, Table 1-69, Table 1-74, Table 1-75, Table 1-80, Table 1-81, Table 1-86, Table 1-87, Table 1-92, Table 1-93, Table 1-94, Table 1-95, Table 1-96, Table 1-97, Table 1-98, Table 1-99</li> </ul>	—

**Table 1-42.** Document Revision History (Part 2 of 3)

<b>Date and Document Version</b>	<b>Changes Made</b>	<b>Summary of Changes</b>
May 2008 v2.0	<ul style="list-style-type: none"> <li>■ Updated “Operating Conditions” section and included information on automotive device</li> <li>■ Updated Table 1-3, Table 1-6, and Table 1-7, and added automotive information</li> <li>■ Under “Pin Capacitance” section, updated Table 1-9 and Table 1-10</li> <li>■ Added new “Schmitt Trigger Input” section with Table 1-12</li> <li>■ Under “I/O Standard Specifications” section, updated Table 1-13, 1-12 and 1-12</li> <li>■ Under “Switching Characteristics” section, updated Table 1-19, 1-15, 1-16, 1-16, 1-17, 1-18, 1-19, 1-20, 1-21, 1-21, 1-23, 1-23, 1-23, 1-24, and 1-25</li> <li>■ Updated Figure 1-5 and 1-29</li> <li>■ Deleted previous Table 1-35 “DDIO Outputs Half-Period Jitter”</li> <li>■ Under “I/O Timing” section, updated Table 1-38, 1-29, 1-32, 1-33, 1-26, and 1-26</li> <li>■ Under “Typical Design Performance” section updated Table 1-46 through 1-145</li> </ul>	Updated the non-I/O Timing and I/O Timing sections and added automotive information.
December 2007 v1.5	<ul style="list-style-type: none"> <li>■ Under “Core Performance Specifications”, updated Tables 1-18 and 1-19</li> <li>■ Under “Preliminary, Correlated, and Final Timing”, updated Table 1-37</li> <li>■ Under “Typical Design Performance”, updated Tables 1-45, 1-46, 1-51, 1-52, 1-57, 1-58, Tables 1-63 through 1-68. 1-69, 1-70, 1-75, 1-76, 1-81, 1-82, Tables 1-87 through 1-92, Tables 1-99, 1-100, 1-107, and 1-108</li> </ul>	Updated I/O timing numbers for EP3C25 and EP3C120 devices in conjunction with the Quartus II v7.2 SP1 release.
October 2007 v1.4	<ul style="list-style-type: none"> <li>■ Updated the <math>C_{VREFTB}</math> value in Table 1-9</li> <li>■ Updated Table 1-21</li> <li>■ Under “High-Speed I/O Specification” section, updated Tables 1-25 through 1-30</li> <li>■ Updated Tables 1-31 through 1-38</li> <li>■ Added new Table 1-32</li> <li>■ Under “Maximum Input and Output Clock Toggle Rate” section, updated Tables 1-40 through 1-42</li> <li>■ Under “IOE Programmable Delay” section, updated Tables 1-43 through 1-44</li> <li>■ Under “User I/O Pin Timing Parameters” section, updated Tables 1-45 through 1-92</li> <li>■ Under “Dedicated Clock Pin Timing Parameters” section, updated Tables 1-93 through 1-108</li> </ul>	Updated I/O Timing section and other parts of the document as well.

**Table 1-42.** Document Revision History (Part 3 of 3)

Date and Document Version	Changes Made	Summary of Changes
July 2007 v1.3	<ul style="list-style-type: none"> <li>■ Updated Table 1-1 with <math>V_{ESDHBM}</math> and <math>V_{ESDCDM}</math> information</li> <li>■ Updated <math>R_{CONF\_PD}</math> information in Tables 1-10</li> <li>■ Added <i>Note (3)</i> to Table 1-12</li> <li>■ Updated <math>t_{DLOCK}</math> information in Table 1-19</li> <li>■ Updated Table 1-43 and Table 1-44</li> <li>■ Added “Document Revision History” section</li> </ul>	—
June 2007 v1.2	Updated Cyclone III graphic in cover page.	Revised Cover
May 2007 v1.1	<ul style="list-style-type: none"> <li>■ Corrected current unit in Tables 1-1, 1-12, and 1-14</li> <li>■ Added <i>Note (3)</i> to Table 1-3</li> <li>■ Updated Table 1-4 with <math>I_{CCINT0}</math>, <math>I_{CCA0}</math>, <math>I_{CCD\_PLLO}</math>, and <math>I_{CCIO0}</math> information</li> <li>■ Updated Table 1-9 and added <i>Note (2)</i></li> <li>■ Updated Table 1-19</li> <li>■ Updated Table 1-22 and added <i>Note (1)</i></li> <li>■ Changed I/O standard from 1.5-V LVTTTL/LVCMOS and 1.2-V LVTTTL/LVCMOS to 1.5-V LVCMOS and 1.2-V LVCMOS in Tables 1-41, 1-42, 1-43, 1-44, and 1-45</li> <li>■ Updated Table 1-43 with changes to LVPEC and LVDS and added <i>Note (5)</i></li> <li>■ Updated Tables 1-46, 1-47, Tables 1-54 through 1-95, and Tables 1-98 through 1-111</li> <li>■ Removed speed grade –6 from Tables 1-90 through 1-95, and from Tables 1-110 through 1-111</li> <li>■ Added a waveform (Receiver Input Waveform) in glossary under letter “R” (Table 1-112)</li> </ul>	Updated I/O Timing section and other parts of the document as well.
March 2007 v1.0	Initial release.	—



101 Innovation Drive  
San Jose, CA 95134  
[www.altera.com](http://www.altera.com)  
Technical Support  
[www.altera.com/support](http://www.altera.com/support)

Copyright © 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. RSDS and PPDS are registered trademarks of National Semiconductor. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



# Electrical Characteristics

## Operating Conditions

When Cyclone® III LS devices are implemented in a system, they are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of Cyclone III LS devices, system designers must consider the operating requirements in this document. Cyclone III LS devices are offered in commercial and industrial grades. Commercial devices are offered in –7 (fastest) and –8 speed grades. Industrial devices are offered only in –7 speed grade.

 In this chapter, a prefix associated with the operating temperature range is attached to the speed grades; commercial with “C” prefix, and industrial with “I” prefix. Commercial devices are therefore indicated as C7 and C8 per respective speed grades. Industrial devices are indicated as I7.

### Absolute Maximum Ratings

Absolute maximum ratings define the maximum operating conditions for Cyclone III LS devices. The values are based on experiments conducted with the device and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied at these conditions. [Table 2–1](#) lists the absolute maximum ratings for Cyclone III LS devices.

 Conditions beyond those listed in [Table 2–1](#) may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device. All parameters representing voltages are measured with respect to ground.

**Table 2–1.** Cyclone III LS Devices Absolute Maximum Ratings (*Note 1*) (Part 1 of 2)

Symbol	Parameter	Min	Max	Unit
$V_{CCINT}$	Supply voltage for internal logic	–0.5	1.8	V
$V_{CCIO}$	Supply voltage for output buffers	–0.5	3.9	V
$V_{CCA}$	Supply (analog) voltage for PLL regulator	–0.5	3.75	V
$V_{CCD\_PLL}$	Supply (digital) voltage for PLL	–0.5	1.8	V
$V_{CCBAT}$	Battery back-up power supply for design security volatile key register	–0.5	3.75	V
$V_I$	DC input voltage	–0.5	3.95	V
$I_{OUT}$	DC output current, per pin	–25	40	mA
$V_{ESDHBM}$	Electrostatic discharge voltage using the human body model	—	±2000	V
$V_{ESDDCM}$	Electrostatic discharge voltage using the charged device model	—	±500	V
$T_{STG}$	Storage temperature	–65	150	°C

**Table 2-1.** Cyclone III LS Devices Absolute Maximum Ratings (*Note 1*) (Part 2 of 2)

Symbol	Parameter	Min	Max	Unit
$T_J$	Operating junction temperature	-40	100	°C

**Note to Table 2-1:**

- (1) Supply voltage specifications apply to voltage readings taken at the device pins with respect to ground, not at the power supply.

**Maximum Allowed Overshoot or Undershoot Voltage**

During transitions, input signals may overshoot to the voltage shown in [Table 2-2](#) and undershoot to -2.0 V for a magnitude of currents less than 100 mA and for periods shorter than 20 ns.

[Table 2-2](#) lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage over the lifetime of the device. The maximum allowed overshoot duration is specified as percentage of high-time over the lifetime of the device.



A DC signal is equivalent to 100% duty cycle. For example, a signal that overshoots to 4.2 V can only be at 4.2 V for 10.74% over the lifetime of the device; for device lifetime of 10 years, this amounts to 10.74/10ths of a year.

**Table 2-2.** Cyclone III LS Devices Maximum Allowed Overshoot During Transitions over a 10-Year Time Frame (*Note 1*)


Symbol	Parameter	Condition	Overshoot Duration as % of High Time	Unit
$V_i$	AC Input Voltage	$V_i = 3.95 \text{ V}$	100	%
		$V_i = 4.0 \text{ V}$	95.67	%
		$V_i = 4.05 \text{ V}$	55.24	%
		$V_i = 4.10 \text{ V}$	31.97	%
		$V_i = 4.15 \text{ V}$	18.52	%
		$V_i = 4.20 \text{ V}$	10.74	%
		$V_i = 4.25 \text{ V}$	6.23	%
		$V_i = 4.30 \text{ V}$	3.62	%
		$V_i = 4.35 \text{ V}$	2.1	%
		$V_i = 4.40 \text{ V}$	1.22	%
		$V_i = 4.45 \text{ V}$	0.71	%
		$V_i = 4.50 \text{ V}$	0.41	%
		$V_i = 4.60 \text{ V}$	0.14	%
$V_i = 4.70 \text{ V}$	0.047	%		

**Note to Table 2-2:**

- (1) [Figure 2-1](#) shows the methodology to determine the overshoot duration. In the example in [Figure 2-1](#), overshoot voltage is shown in red and is present on the input pin of the Cyclone III LS device at over 4.1 V but below 4.2 V. From [Table 2-1](#), for an overshoot of 4.1 V, the percentage of high time for the overshoot can be as high as 31.97% over a 10-year period. Percentage of high time is calculated as  $(\Delta T/T) \times 100$ . This 10-year period assumes the device is always turned on with 100% I/O toggle rate and 50% duty cycle signal. For lower I/O toggle rates and situations in which the device is in an idle state, lifetimes are increased.

Figure 2-1 shows the methodology to determine the overshoot duration.

**Figure 2-1.** Cyclone III LS Devices Overshoot Duration



### Recommended Operating Conditions

This section lists the functional operation limits for AC and DC parameters for Cyclone III LS devices. The steady-state voltage and current values expected from Cyclone III LS devices are provided in Table 2-3. All supplies must be strictly monotonic without plateaus.

**Table 2-3.** Cyclone III LS Devices Recommended Operating Conditions (Note 1), (2) (Part 1 of 2)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{CCINT}$ (3)	Supply voltage for internal logic	—	1.15	1.2	1.25	V
$V_{CCIO}$ (3), (6)	Supply voltage for output buffers, 3.3-V operation	—	3.135	3.3	3.465	V
	Supply voltage for output buffers, 3.0-V operation	—	2.85	3.0	3.15	V
	Supply voltage for output buffers, 2.5-V operation	—	2.375	2.5	2.625	V
	Supply voltage for output buffers, 1.8-V operation	—	1.71	1.8	1.89	V
	Supply voltage for output buffers, 1.5-V operation	—	1.425	1.5	1.575	V
	Supply voltage for output buffers, 1.2-V operation	—	1.14	1.2	1.26	V
$V_{CCA}$ (3)	Supply (analog) voltage for PLL regulator	—	2.375	2.5	2.625	V
$V_{CCD\_PLL}$ (3)	Supply (digital) voltage for PLL	—	1.15	1.2	1.25	V
$V_{CCBAT}$	Battery back-up power supply for design security volatile key register	—	1.2	3.0	3.3	V
$V_I$	Input voltage	—	-0.5	—	3.6	V
$V_O$	Output voltage	—	0	—	$V_{CCIO}$	V
$T_J$	Operating junction temperature	For commercial use	0	—	85	°C
		For industrial use	-40	—	100	°C

**Table 2-3.** Cyclone III LS Devices Recommended Operating Conditions (Note 1), (2) (Part 2 of 2)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{\text{RAMP}}$	Power supply ramptime	Standard POR (4)	50 $\mu\text{s}$	—	50 ms	—
		Fast POR (5)	50 $\mu\text{s}$	—	3 ms	—
$I_{\text{Diode}}$	Magnitude of DC current across PCI-clamp diode when enabled	—	—	—	10	mA

**Notes to Table 2-3:**

- (1)  $V_{\text{CCIO}}$  for all I/O banks should be powered up during device operation. All  $V_{\text{CCA}}$  pins must be powered to 2.5 V (even when PLLs are not used), and must be powered up and powered down at the same time.
- (2)  $V_{\text{CCD\_PLL}}$  must always be connected to  $V_{\text{CCINT}}$  through a decoupling capacitor and ferrite bead.
- (3) The  $V_{\text{CC}}$  must rise monotonically.
- (4) POR time for Standard POR ranges between 50–200 ms. Each individual power supply should reach the recommended operating range within 50 ms.
- (5) POR time for Fast POR ranges between 3–9 ms. Each individual power supply should reach the recommended operating range within 3 ms.
- (6) All input buffers are powered by the  $V_{\text{CCIO}}$  supply.

**DC Characteristics**

This section lists the I/O leakage current, pin capacitance, on-chip termination (OCT) tolerance, and bus hold specifications for Cyclone III LS devices.

**Supply Current**

Standby current is the current the device draws after the device is configured with no inputs or outputs toggling and no activity in the device. Use the Excel-based Early Power Estimator (EPE) to get the supply current estimates for your design because these currents vary largely with the resources used.

Table 2-4 lists I/O pin leakage current for Cyclone III LS devices.

**Table 2-4.** Cyclone III LS Devices I/O Pin Leakage Current (Note 1), (2)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_{\text{I}}$	Input Pin Leakage Current	$V_{\text{I}} = V_{\text{CCIO\_MAX}}$ to 0 V	-10	—	10	$\mu\text{A}$
$I_{\text{OZ}}$	Tri-stated I/O Pin Leakage Current	$V_{\text{O}} = V_{\text{CCIO\_MAX}}$ to 0 V	-10	—	10	$\mu\text{A}$

**Notes to Table 2-4:**

- (1) This value is specified for normal device operation. The value varies during device power-up. This applies for all  $V_{\text{CCIO}}$  settings (3.3, 3.0, 2.5, 1.8, 1.5, and 1.2 V).
- (2) 10  $\mu\text{A}$  I/O leakage current limit is applicable when the internal clamping diode is off. A higher current can be observed when the diode is on.

**Bus Hold**

Bus hold retains the last valid logic state after the source driving it either enters the high impedance state or is removed. Each I/O pin has an option to enable bus hold in user mode. Bus hold is always disabled in configuration mode.

Table 2-5 lists bus hold specifications for Cyclone III LS devices. Also listed are input pin capacitances and OCT tolerance specifications.

**Table 2-5.** Cyclone III LS Devices Bus Hold Parameter (Note 1)

Parameter	Condition	$V_{CCIO}$ (V)												Unit
		1.2		1.5		1.8		2.5		3.0		3.3		
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus-hold low, sustaining current	$V_{IN} > V_{IL}$ (maximum)	8	—	12	—	30	—	50	—	70	—	70	—	$\mu A$
Bus-hold high, sustaining current	$V_{IN} < V_{IL}$ (minimum)	-8	—	-12	—	-30	—	-50	—	-70	—	-70	—	$\mu A$
Bus-hold low, overdrive current	$0 V < V_{IN} < V_{CCIO}$	—	125	—	175	—	200	—	300	—	500	—	500	$\mu A$
Bus-hold high, overdrive current	$0 V < V_{IN} < V_{CCIO}$	—	-125	—	-175	—	-200	—	-300	—	-500	—	-500	$\mu A$
Bus-hold trip point	—	0.3	0.9	0.375	1.125	0.68	1.07	0.7	1.7	0.8	2.0	0.8	2.0	V

**Note to Table 2-5:**

- (1) The bus-hold trip points are based on calculated input voltages from the JEDEC standard.

**OCT Specifications**

Table 2-6 lists variation of OCT without calibration across process, temperature, and voltage.

**Table 2-6.** Cyclone III LS Devices Series OCT without Calibration Specifications

Description	$V_{CCIO}$ (V)	Resistance Tolerance		Unit
		Commercial Max	Industrial Max	
Series OCT without calibration	3.0	$\pm 30$	$\pm 40$	%
	2.5	$\pm 30$	$\pm 40$	%
	1.8	$\pm 40$	$\pm 50$	%
	1.5	$\pm 50$	$\pm 50$	%
	1.2	$\pm 50$	$\pm 50$	%

OCT calibration is automatically performed at device power-up for OCT enabled I/Os.

Table 2-7 lists the OCT calibration accuracy at device power-up.

**Table 2-7.** Cyclone III LS Devices Series OCT with Calibration at Device Power-Up Specifications

Description	V <sub>CCIO</sub> (V)	Calibration Accuracy		Unit
		Commercial Max	Industrial Max	
Series Termination with power-up calibration	3.0	±10	±10	%
	2.5	±10	±10	%
	1.8	±10	±10	%
	1.5	±10	±10	%
	1.2	±10	±10	%

The OCT resistance may vary with the variation of temperature and voltage after power-up calibration. Use Table 2-8 and Equation 2-1 to determine the final OCT resistance considering the variations after power-up calibration.

Table 2-8 lists the percentage change of the OCT resistance with voltage and temperature.

**Table 2-8.** Cyclone III LS Devices OCT Variation After Calibration at Device Power-Up (Note 1)

Nominal Voltage	dR/dT (%/°C)	dR/dV (%/mV)
3.0	0.262	-0.026
2.5	0.234	-0.039
1.8	0.219	-0.086
1.5	0.199	-0.136
1.2	0.161	-0.288

**Note to Table 2-8:**

(1) This table is needed to calculate the final OCT resistance with the variation of temperature and voltage.

**Equation 2-1.** (Note 1), (2), (3), (4), (5), (6) (Part 1 of 2)

$$\Delta R_V = (V_2 - V_1) \times 1000 \times dR/dV \text{ — (7)}$$

$$\Delta R_T = (T_2 - T_1) \times dR/dT \text{ — (8)}$$

$$\text{For } \Delta R_x < 0; MF_x = 1 / (|\Delta R_x|/100 + 1) \text{ — (9)}$$

$$\text{For } \Delta R_x > 0; MF_x = \Delta R_x/100 + 1 \text{ — (10)}$$

$$MF = MF_V \times MF_T \text{ — (11)}$$

$$R_{\text{final}} = R_{\text{initial}} \times MF \text{ — (12)}$$

**Notes to Equation 2-1:**

- (1) T<sub>2</sub> is the final temperature.
- (2) T<sub>1</sub> is the initial temperature.
- (3) MF is multiplication factor.
- (4) R<sub>final</sub> is final resistance.
- (5) R<sub>initial</sub> is initial resistance.
- (6) Subscript x refers to both v and T.

**Equation 2-1.** (Note 1), (2), (3), (4), (5), (6) (Part 2 of 2)

- (7)  $\Delta R_V$  is variation of resistance with voltage.
- (8)  $\Delta R_T$  is variation of resistance with temperature.
- (9)  $dR/dT$  is the percentage change of resistance with temperature.
- (10)  $dR/dV$  is the percentage change of resistance with voltage.
- (11)  $V_2$  is final voltage.
- (12)  $V_1$  is the initial voltage.

Example 2-1 shows you the example to calculate the change of 50  $\Omega$  I/O impedance from 25°C at 3.0 V to 85°C at 3.15 V:

**Example 2-1.**

$$\Delta R_V = (3.15 - 3) \times 1000 \times -0.026 = -3.83$$

$$\Delta R_T = (85 - 25) \times 0.262 = 15.72$$

Because  $\Delta R_V$  is negative,

$$MF_V = 1 / (3.83/100 + 1) = 0.963$$

Because  $\Delta R_T$  is positive,

$$MF_T = 15.72/100 + 1 = 1.157$$

$$MF = 0.963 \times 1.157 = 1.114$$

$$R_{final} = 50 \times 1.114 = 55.71 \Omega$$

**Pin Capacitance**

Table 2-9 shows the pin capacitance for Cyclone III LS devices.

**Table 2-9.** Cyclone III LS Devices Pin Capacitance

Symbol	Parameter	Typical – QFP	Typical – FBGA	Unit
$C_{IOTB}$	Input capacitance on top/bottom I/O pins	7	6	pF
$C_{IOLR}$	Input capacitance on left/right I/O pins	7	5	pF
$C_{LVDSLRL}$	Input capacitance on left/right I/O pins with true LVDS output	8	7	pF
$C_{VREFLR}$ (1)	Input capacitance on left/right dual-purpose $V_{REF}$ pin when used as $V_{REF}$ or user I/O pin	21	21	pF
$C_{VREFTB}$ (1)	Input capacitance on top/bottom dual-purpose $V_{REF}$ pin when used as $V_{REF}$ or user I/O pin	23	23	pF
$C_{CLKTB}$	Input capacitance on top/bottom dedicated clock input pins	7	6	pF
$C_{CLKLR}$	Input capacitance on left/right dedicated clock input pins	6	5	pF

**Notes to Table 2-9:**

- (1) When  $V_{REF}$  pin is used as regular input or output, a reduced performance of toggle rate and  $t_{CO}$  is expected due to higher pin capacitance.

### Internal Weak Pull-Up and Weak Pull-Down Resistor

Table 2-10 lists the weak pull-up and pull-down resistor values for Cyclone III LS devices.

**Table 2-10.** Cyclone III LS Devices Internal Weak Pull-Up Weak and Pull-Down Resistor (Note 1)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
R <sub>PU</sub>	Value of I/O pin pull-up resistor before and during configuration, as well as user mode if the programmable pull-up resistor option is enabled	V <sub>CCIO</sub> = 3.3 V ± 5% (2), (3)	7	25	41	kΩ
		V <sub>CCIO</sub> = 3.0 V ± 5% (2), (3)	7	28	47	kΩ
		V <sub>CCIO</sub> = 2.5 V ± 5% (2), (3)	8	35	61	kΩ
		V <sub>CCIO</sub> = 1.8 V ± 5% (2), (3)	10	57	108	kΩ
		V <sub>CCIO</sub> = 1.5 V ± 5% (2), (3)	13	82	163	kΩ
		V <sub>CCIO</sub> = 1.2 V ± 5% (2), (3)	19	143	351	kΩ
R <sub>PD</sub>	Value of I/O pin pull-down resistor before and during configuration	V <sub>CCIO</sub> = 3.3 V ± 5% (4)	6	19	30	kΩ
		V <sub>CCIO</sub> = 3.0 V ± 5% (4)	6	22	36	kΩ
		V <sub>CCIO</sub> = 2.5 V ± 5% (4)	6	25	43	kΩ
		V <sub>CCIO</sub> = 1.8 V ± 5% (4)	7	35	71	kΩ
		V <sub>CCIO</sub> = 1.5 V ± 5% (4)	8	50	112	kΩ

**Notes to Table 2-10:**

- All I/O pins have an option to enable weak pull-up except configuration, test, and JTAG pin. Weak pull-down feature is only available for JTAG TCK.
- Pin pull-up resistance values may be lower if an external source drives the pin higher than V<sub>CCIO</sub>.
- $R_{PU} = (V_{CCIO} - V_I) / I_{R_{PU}}$   
Minimum condition: -40°C; V<sub>CCIO</sub> = V<sub>CC</sub> + 5%, V<sub>I</sub> = V<sub>CC</sub> + 5% - 50 mV;  
Typical condition: 25°C; V<sub>CCIO</sub> = V<sub>CC</sub>; V<sub>I</sub> = 0 V;  
Maximum condition: 125°C; V<sub>CCIO</sub> = V<sub>CC</sub> - 5%, V<sub>I</sub> = 0 V; in which V<sub>I</sub> refers to the input voltage at the I/O pin.
- $R_{PD} = V_I / I_{R_{PD}}$   
Minimum condition: -40°C; V<sub>CCIO</sub> = V<sub>CC</sub> + 5%, V<sub>I</sub> = 50 mV;  
Typical condition: 25°C; V<sub>CCIO</sub> = V<sub>CC</sub>; V<sub>I</sub> = V<sub>CC</sub> - 5%;  
Maximum condition: 125°C; V<sub>CCIO</sub> = V<sub>CC</sub> - 5%, V<sub>I</sub> = V<sub>CC</sub> - 5%; in which V<sub>I</sub> refers to the input voltage at the I/O pin.

### Hot Socketing

Table 2-11 lists the hot-socketing specifications for Cyclone III LS devices.

**Table 2-11.** Cyclone III Devices LS Hot-Socketing Specifications

Symbol	Parameter	Maximum
I <sub>IOPIN(DC)</sub>	DC current per I/O pin	300 μA
I <sub>IOPIN(AC)</sub>	AC current per I/O pin	8 mA (1)

**Note to Table 2-11:**

- The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, |I<sub>IOPIN</sub>| = C dv/dt, in which C is I/O pin capacitance and dv/dt is the slew rate.

### Schmitt Trigger Input

Cyclone III LS devices support Schmitt trigger input on TDI, TMS, TCK, nSTATUS, nCONFIG, nCE, CONF\_DONE, and DCLK pins. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signal with slow edge rate. Table 2-12 lists the hysteresis specifications across supported V<sub>CCIO</sub> range for Schmitt trigger inputs in Cyclone III LS devices.

**Table 2-12.** Hysteresis Specifications for Schmitt Trigger Input in Cyclone III LS Devices

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
$V_{\text{SCHMITT}}$	Hysteresis for Schmitt trigger input	$V_{\text{CCIO}} = 3.3 \text{ V}$	200	—	—	mV
		$V_{\text{CCIO}} = 2.5 \text{ V}$	200	—	—	mV
		$V_{\text{CCIO}} = 1.8 \text{ V}$	140	—	—	mV
		$V_{\text{CCIO}} = 1.5 \text{ V}$	110	—	—	mV

### I/O Standard Specifications

The following tables list input voltage sensitivities ( $V_{\text{IH}}$  and  $V_{\text{IL}}$ ), output voltage ( $V_{\text{OH}}$  and  $V_{\text{OL}}$ ), and current drive characteristics ( $I_{\text{OH}}$  and  $I_{\text{OL}}$ ) for various I/O standards supported by Cyclone III LS devices. [Table 2-13](#) through [Table 2-18](#) provide Cyclone III LS devices I/O standard specifications.

**Table 2-13.** Cyclone III LS Devices Single-Ended I/O Standard Specifications *(Note 1)*

I/O Standard	$V_{\text{CCIO}} \text{ (V)}$			$V_{\text{IL}} \text{ (V)}$		$V_{\text{IH}} \text{ (V)}$		$V_{\text{OL}} \text{ (V)}$	$V_{\text{OH}} \text{ (V)}$	$I_{\text{OL}} \text{ (mA)}$	$I_{\text{OH}} \text{ (mA)}$
	Min	Typ	Max	Min	Max	Min	Max	Max	Min		
3.3-V LVTTTL (2)	3.135	3.3	3.465	—	0.8	1.7	3.6	0.45	2.4	4	-4
3.3-V LVCMOS (2)	3.135	3.3	3.465	—	0.8	1.7	3.6	0.2	$V_{\text{CCIO}} - 0.2$	2	-2
3.0-V LVTTTL (2)	2.85	3.0	3.15	-0.3	0.8	1.7	$V_{\text{CCIO}} + 0.3$	0.45	2.4	4	-4
3.0-V LVCMOS (2)	2.85	3.0	3.15	-0.3	0.8	1.7	$V_{\text{CCIO}} + 0.3$	0.2	$V_{\text{CCIO}} - 0.2$	0.1	-0.1
2.5-V LVTTTL and LVCMOS (2)	2.375	2.5	2.625	-0.3	0.7	1.7	$V_{\text{CCIO}} + 0.3$	0.4	2.0	1	-1
1.8-V LVTTTL and LVCMOS	1.71	1.8	1.89	-0.3	$0.35 * V_{\text{CCIO}}$	$0.65 * V_{\text{CCIO}}$	2.25	0.45	$V_{\text{CCIO}} - 0.45$	2	-2
1.5-V LVCMOS	1.425	1.5	1.575	-0.3	$0.35 * V_{\text{CCIO}}$	$0.65 * V_{\text{CCIO}}$	$V_{\text{CCIO}} + 0.3$	$0.25 * V_{\text{CCIO}}$	$0.75 * V_{\text{CCIO}}$	2	-2
1.2-V LVCMOS	1.14	1.2	1.26	-0.3	$0.35 * V_{\text{CCIO}}$	$0.65 * V_{\text{CCIO}}$	$V_{\text{CCIO}} + 0.3$	$0.25 * V_{\text{CCIO}}$	$0.75 * V_{\text{CCIO}}$	2	-2
PCI	2.85	3.0	3.15	—	$0.30 * V_{\text{CCIO}}$	$0.50 * V_{\text{CCIO}}$	$V_{\text{CCIO}} + 0.3$	$0.1 * V_{\text{CCIO}}$	$0.9 * V_{\text{CCIO}}$	1.5	-0.5
PCI-X	2.85	3.0	3.15	—	$0.35 * V_{\text{CCIO}}$	$0.50 * V_{\text{CCIO}}$	$V_{\text{CCIO}} + 0.3$	$0.1 * V_{\text{CCIO}}$	$0.9 * V_{\text{CCIO}}$	1.5	-0.5

**Notes to Table 2-13:**

- (1) AC load  $CL = 10 \text{ pF}$ .
- (2) For more information about interfacing Cyclone III LS devices with 3.3/3.0/2.5-V LVTTTL/LVCMOS I/O standards, refer to [AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTTL and LVCMOS I/O Systems](#).

**Table 2-14.** Cyclone III LS Devices Single-Ended SSTL and HSTL I/O Reference Voltage Specifications (Note 4)

I/O Standard	$V_{CCIO}$ (V)			$V_{REF}$ (V)			$V_{TT}$ (V) (3)		
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max
SSTL-2 Class I, II	2.375	2.5	2.625	1.19	1.25	1.31	$V_{REF} - 0.04$	$V_{REF}$	$V_{REF} + 0.04$
SSTL-18 Class I, II	1.7	1.8	1.9	0.833	0.9	0.969	$V_{REF} - 0.04$	$V_{REF}$	$V_{REF} + 0.04$
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	0.85	0.9	0.95
HSTL-15 Class I, II	1.425	1.5	1.575	0.71	0.75	0.79	0.71	0.75	0.79
HSTL-12 Class I, II	1.14	1.2	1.26	$0.48 * V_{CCIO}$ (1)	$0.5 * V_{CCIO}$ (1)	$0.52 * V_{CCIO}$ (1)	—	$0.5 * V_{CCIO}$	—
				$0.47 * V_{CCIO}$ (2)	$0.5 * V_{CCIO}$ (2)	$0.53 * V_{CCIO}$ (2)			

**Notes to Table 2-14:**

- (1) Value shown refer to DC input reference voltage,  $V_{REF(DC)}$ .
- (2) Value shown refer to AC input reference voltage,  $V_{REF(AC)}$ .
- (3)  $V_{TT}$  of transmitting device must track  $V_{REF}$  of the receiving device.
- (4) For an explanation of terms used in Table 2-14, refer to "Glossary" on page 2-26.

**Table 2-15.** Cyclone III LS Devices Single-Ended SSTL and HSTL I/O Standards Signal Specifications

I/O Standard	$V_{IL(DC)}$ (V)		$V_{IH(DC)}$ (V)		$V_{IL(AC)}$ (V)		$V_{IH(AC)}$ (V)		$V_{OL}$ (V)	$V_{OH}$ (V)	$I_{OL}$ (mA)	$I_{OH}$ (mA)
	Min	Max	Min	Max	Min	Max	Min	Max	Max	Min		
SSTL-2 Class I	—	$V_{REF} - 0.18$	$V_{REF} + 0.18$	—	—	$V_{REF} - 0.35$	$V_{REF} + 0.35$	—	$V_{TT} - 0.57$	$V_{TT} + 0.57$	8.1	-8.1
SSTL-2 Class II	—	$V_{REF} - 0.18$	$V_{REF} + 0.18$	—	—	$V_{REF} - 0.35$	$V_{REF} + 0.35$	—	$V_{TT} - 0.76$	$V_{TT} + 0.76$	16.4	-16.4
SSTL-18 Class I	—	$V_{REF} - 0.125$	$V_{REF} + 0.125$	—	—	$V_{REF} - 0.25$	$V_{REF} + 0.25$	—	$V_{TT} - 0.475$	$V_{TT} + 0.475$	6.7	-6.7
SSTL-18 Class II	—	$V_{REF} - 0.125$	$V_{REF} + 0.125$	—	—	$V_{REF} - 0.25$	$V_{REF} + 0.25$	—	0.28	$V_{CCIO} - 0.28$	13.4	-13.4
HSTL-18 Class I	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	—	0.4	$V_{CCIO} - 0.4$	8	-8
HSTL-18 Class II	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	—	0.4	$V_{CCIO} - 0.4$	16	-16
HSTL-15 Class I	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	—	0.4	$V_{CCIO} - 0.4$	8	-8
HSTL-15 Class II	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	—	0.4	$V_{CCIO} - 0.4$	16	-16
HSTL-12 Class I	-0.15	$V_{REF} - 0.08$	$V_{REF} + 0.08$	$V_{CCIO} + 0.15$	-0.24	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$V_{CCIO} + 0.24$	$0.25 * V_{CCIO}$	$0.75 * V_{CCIO}$	8	-8
HSTL-12 Class II	-0.15	$V_{REF} - 0.08$	$V_{REF} + 0.08$	$V_{CCIO} + 0.15$	-0.24	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$V_{CCIO} + 0.24$	$0.25 * V_{CCIO}$	$0.75 * V_{CCIO}$	14	-14

 For more illustrations of receiver input and transmitter output waveforms, and for other differential I/O standards, refer to the *High-Speed Differential Interfaces in Cyclone III Devices* chapter in volume 1 of the *Cyclone III Device Handbook*.

**Table 2-16.** Cyclone III LS Devices Differential SSTL I/O Standard Specifications

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>Swing(DC)</sub> (V)		V <sub>X(AC)</sub> (V)			V <sub>Swing(AC)</sub> (V)		V <sub>OX(AC)</sub> (V)		
	Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Max	Min	Typ	Max
SSTL-2 Class I, II	2.375	2.5	2.625	0.36	V <sub>CCIO</sub>	V <sub>CCIO</sub> /2 - 0.2	—	V <sub>CCIO</sub> /2 + 0.2	0.7	V <sub>CCIO</sub>	V <sub>CCIO</sub> /2 - 0.125	—	V <sub>CCIO</sub> /2 + 0.125
SSTL-18 Class I, II	1.7	1.8	1.90	0.25	V <sub>CCIO</sub>	V <sub>CCIO</sub> /2 - 0.175	—	V <sub>CCIO</sub> /2 + 0.175	0.5	V <sub>CCIO</sub>	V <sub>CCIO</sub> /2 - 0.125	—	V <sub>CCIO</sub> /2 + 0.125

**Table 2-17.** Cyclone III LS Devices Differential HSTL I/O Standard Specifications

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>DIF(DC)</sub> (V)		V <sub>X(AC)</sub> (V)			V <sub>CM(DC)</sub> (V)			V <sub>DIF(AC)</sub> (V)	
	Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Typ	Max	Min	Max
HSTL-18 Class I, II	1.71	1.8	1.89	0.2	—	0.85	—	0.95	0.85	—	0.95	0.4	—
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	—	0.71	—	0.79	0.71	—	0.79	0.4	—
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V <sub>CCIO</sub>	0.48 * V <sub>CCIO</sub>	—	0.52 * V <sub>CCIO</sub>	0.48 * V <sub>CCIO</sub>	—	0.52 * V <sub>CCIO</sub>	0.3	0.48 * V <sub>CCIO</sub>

**Table 2-18.** Differential I/O Standard Specifications (Note 5) (Part 1 of 2)

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>ID</sub> (mV)		V <sub>ICM</sub> (V)			V <sub>OD</sub> (mV) (1)			V <sub>OS</sub> (V) (1)		
	Min	Typ	Max	Min	Max	Min	Condition	Max	Min	Typ	Max	Min	Typ	Max
LVPECL (Row I/Os) (2)	2.375	2.5	2.625	100	—	0	D <sub>MAX</sub> ≤ 500 Mbps	1.85	—	—	—	—	—	—
						0.5	500 Mbps ≤ D <sub>MAX</sub> ≤ 700 Mbps	1.85						
						1	D <sub>MAX</sub> > 700 Mbps	1.6						
LVPECL (Column I/Os) (2)	2.375	2.5	2.625	100	—	0	D <sub>MAX</sub> ≤ 500 Mbps	1.85	—	—	—	—	—	—
						0.5	500 Mbps ≤ D <sub>MAX</sub> ≤ 700 Mbps	1.85						
						1	D <sub>MAX</sub> > 700 Mbps	1.6						
LVDS (Row I/Os)	2.375	2.5	2.625	100	—	0	D <sub>MAX</sub> ≤ 500 Mbps	1.85	247	—	600	1.125	1.25	1.375
						0.5	500 Mbps ≤ D <sub>MAX</sub> ≤ 700 Mbps	1.85						
						1	D <sub>MAX</sub> > 700 Mbps	1.6						
LVDS (Column I/Os)	2.375	2.5	2.625	100	—	0	D <sub>MAX</sub> ≤ 500 Mbps	1.85	247	—	600	1.125	1.25	1.35
						0.5	500 Mbps ≤ D <sub>MAX</sub> ≤ 700 Mbps	1.85						
						1	D <sub>MAX</sub> > 700 Mbps	1.6						

**Table 2-18.** Differential I/O Standard Specifications (Note 5) (Part 2 of 2)

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>ID</sub> (mV)		V <sub>ICM</sub> (V)			V <sub>OD</sub> (mV) (1)			V <sub>OS</sub> (V) (1)		
	Min	Typ	Max	Min	Max	Min	Condition	Max	Min	Typ	Max	Min	Typ	Max
BLVDS (Row I/Os) (3)	2.375	2.5	2.625	100	—	—	—	—	—	—	—	—	—	—
BLVDS (Column I/Os) (3)	2.375	2.5	2.625	100	—	—	—	—	—	—	—	—	—	—
mini-LVDS (Row I/Os) (4)	2.375	2.5	2.625	—	—	—	—	—	300	—	600	1.0	1.2	1.4
mini-LVDS (Column I/Os) (4)	2.375	2.5	2.625	—	—	—	—	—	300	—	600	1.0	1.2	1.4
RSDS® (Row I/Os) (4)	2.375	2.5	2.625	—	—	—	—	—	100	200	600	0.5	1.2	1.5
RSDS (Column I/Os) (4)	2.375	2.5	2.625	—	—	—	—	—	100	200	600	0.5	1.2	1.5
PPDS® (Row I/Os) (4)	2.375	2.5	2.625	—	—	—	—	—	100	200	600	0.5	1.2	1.4
PPDS (Column I/Os) (4)	2.375	2.5	2.625	—	—	—	—	—	100	200	600	0.5	1.2	1.4

**Notes to Table 2-18:**

- (1) R<sub>L</sub> range: 90 ≤ R<sub>L</sub> ≤ 110 Ω.
- (2) LVPECL input standard is only supported at clock input. Output standard is not supported.
- (3) No fixed V<sub>ICM</sub>, V<sub>OD</sub>, and V<sub>OS</sub> specification for BLVDS. They are dependent on the system topology.
- (4) Mini-LVDS, RSDS, and PPDS standards are only supported at output pins of Cyclone III LS devices.
- (5) For an explanation of terms used in Table 2-18, refer to “Transmitter Output Waveform” in “Glossary” on page 2-26

## Power Consumption

You can use the following methods to estimate power for a design:

- The Excel-based EPE
- The Quartus II PowerPlay power analyzer feature

The interactive Excel-based EPE is used prior to designing the device to get a magnitude estimate of the device power. The Quartus II PowerPlay power analyzer provides better quality estimates based on the specifics of the design after place-and-route is complete. The PowerPlay power analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities which, combined with detailed circuit models, can yield very accurate power estimates.

 For more information about power estimation tools, refer to the *Early Power Estimator User Guide* and *PowerPlay Power Analysis* chapter in volume 3 of the *Quartus II Handbook*.

## Switching Characteristics

This section provides performance characteristics of the core and periphery blocks for Cyclone III LS devices. These characteristics can be designated as **Preliminary** or **Final**, as indicated in the upper-right corner of a table. Each designation is defined as follows:

- **Preliminary:** Preliminary characteristics are created using simulation results, process data, and other known parameters.
- **Final:** Final numbers are based on actual silicon characterization and testing. These numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions.

## Core Performance Specifications

### Clock Tree Specifications

Table 2-19 lists the clock tree specifications for Cyclone III LS devices.

**Table 2-19.** Cyclone III LS Devices Clock Tree Performance (Preliminary)

Device	Performance			Unit
	C7	C8	I7	
EP3CLS70	437.5	402	437.5	MHz
EP3CLS100	437.5	402	437.5	MHz
EP3CLS150	420	384	420	MHz
EP3CLS200	420	384	420	MHz

### PLL Specifications

Table 2-20 describes the PLL specifications for Cyclone III LS Devices when operating in the commercial junction temperature range (0°C to 85°C) and the industrial junction temperature range (-40°C to 100°C). For more information about PLL block, refer to “PLL Block” in “Glossary” on page 2-26.

**Table 2-20.** Cyclone III LS Devices PLL Specifications (Note 4) (Part 1 of 2) (Preliminary)

Symbol	Parameter	Min	Typ	Max	Unit
$f_{IN}$ (1)	Input clock frequency	—	—	450	MHz
$f_{INPFD}$	PFD input frequency	5	—	325	MHz
$f_{VCO}$ (6)	PLL internal VCO operating range	600	—	1300	MHz
$f_{INDUTY}$	Input clock duty cycle	40	—	60	%
$t_{INJITTER\_CCJ}$ (5)	Input clock cycle-to-cycle jitter $F_{REF} \geq 100$ MHz	—	—	0.15	UI
	$F_{REF} < 100$ MHz	—	—	±750	ps
$f_{OUT\_EXT}$ (external clock output) (1)	PLL output frequency	—	—	450	MHz

**Table 2-20.** Cyclone III LS Devices PLL Specifications (Note 4) (Part 2 of 2) (Preliminary)

Symbol	Parameter	Min	Typ	Max	Unit
$f_{OUT}$ (to global clock)	PLL output frequency (-7 speed grade)	426	—	450	MHz
	PLL output frequency (-8 speed grade)	379	—	402.5	MHz
$t_{OUTDUTY}$	Duty cycle for external clock output (when set to 50%)	45	50	55	%
$t_{LOCK}$	Time required to lock from end of device configuration	—	—	1	ms
$t_{DLOCK}$	Time required to lock dynamically (after switchover, reconfiguring any non-post-scale counters/delays or areset is deasserted)	—	—	1	ms
$t_{OUTJITTER\_PERIOD\_DEDCLK}$ (3)	Dedicated clock output period jitter $F_{OUT} \geq 100$ MHz	—	—	300	ps
	$F_{OUT} < 100$ MHz	—	—	30	mUI
$t_{OUTJITTER\_CGJ\_DEDCLK}$ (3)	Dedicated clock output cycle-to-cycle jitter $F_{OUT} \geq 100$ MHz	—	—	300	ps
	$F_{OUT} < 100$ MHz	—	—	30	mUI
$t_{OUTJITTER\_PERIOD\_IO}$ (3)	Regular I/O period jitter $F_{OUT} \geq 100$ MHz	—	—	650	ps
	$F_{OUT} < 100$ MHz	—	—	75	mUI
$t_{OUTJITTER\_CGJ\_IO}$ (3)	Regular I/O cycle-to-cycle jitter $F_{OUT} \geq 100$ MHz	—	—	650	ps
	$F_{OUT} < 100$ MHz	—	—	75	mUI
$t_{PLL\_PSERR}$	Accuracy of PLL phase shift	—	—	$\pm 50$	ps
$t_{ARESET}$	Minimum pulse width on areset signal.	10	—	—	ns
$t_{CONFIGPLL}$	Time required to reconfigure scan chains for PLLs	—	3.5 (2)	—	SCANCK cycles
$f_{SCANCLK}$	scanclk frequency	—	—	100	MHz

**Notes to Table 2-20:**

- (1) This parameter is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.
- (2) With 100-MHz scanclk frequency.
- (3) Peak-to-peak jitter with a probability level of  $10^{-12}$  (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied.
- (4)  $V_{CCD\_PLL}$  should always be connected to  $V_{CCINT}$  through decoupling capacitor and ferrite bead.
- (5) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source, which is less than 200 ps.
- (6) The  $V_{CO}$  frequency reported by the Quartus II software in the PLL summary section of the compilation report takes into consideration the  $V_{CO}$  post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the  $f_{VCO}$  specification.

**Embedded Multiplier Specifications**

Table 2-21 describes the embedded multiplier specifications for Cyclone III LS devices.

**Table 2-21.** Cyclone III LS Devices Embedded Multiplier Specifications (Preliminary)

Mode	Resources Used	EP3CLS70 and EP3CLS100 Performance		EP3CLS150 and EP3CLS200 Performance		Unit
	Number of Multipliers	C7, I7	C8	C7, I7	C8	
9 × 9-bit multiplier	1	250	200	225	175	MHz
18 × 18-bit multiplier	1	250	200	225	175	MHz

## Memory Block Specifications

Table 2-22 describes the M9K memory block specifications for Cyclone III LS devices.

**Table 2-22.** Cyclone III LS Devices Memory Block Performance Specifications (Preliminary)

Memory	Mode	Resources Used		EP3CLS70 and EP3CLS100 Performance		EP3CLS150 and EP3CLS200 Performance		Unit
		LEs	M9K Memory	C7, I7	C8	C7, I7	C8	
M9K Block	FIFO 256 × 36	47	1	274	238	256	220	MHz
	Single-port 256 × 36	0	1	274	238	256	220	MHz
	Simple dual-port 256 × 36 CLK	0	1	274	238	256	220	MHz
	True dual port 512 × 18 single CLK	0	1	274	238	256	220	MHz

## Configuration and JTAG Specifications

Table 2-23 lists the configuration mode specifications for Cyclone III LS devices.

**Table 2-23.** Cyclone III LS Devices Configuration Mode Specifications (Preliminary)

Programming Mode	DCLK F <sub>max</sub>	Unit
Passive Serial (PS)	133	MHz
Fast Passive Parallel (FPP)	100	MHz

Table 2-24 lists the active configuration mode specifications for Cyclone III LS devices.

**Table 2-24.** Cyclone III LS Devices Active Configuration Mode Specifications (Preliminary)

Programming Mode	DCLK Range	Unit
Active Serial (AS)	20 – 40	MHz

Table 2-25 shows the JTAG timing parameters and values for Cyclone III LS devices.

**Table 2-25.** Cyclone III LS Devices JTAG Timing Parameters (Note 2) (Part 1 of 2) (Preliminary)

Symbol	Parameter	Min	Max	Unit
t <sub>JCP</sub>	TCK clock period	40	—	ns
t <sub>JCH</sub>	TCK clock high time	20	—	ns
t <sub>JCL</sub>	TCK clock low time	20	—	ns
t <sub>JPSU_TDI</sub>	JTAG port setup time for TDI (1)	2	—	ns
t <sub>JPSU_TMS</sub>	JTAG port setup time for TMS (1)	3	—	ns
t <sub>JPH</sub>	JTAG port hold time	10	—	ns
t <sub>JPCO</sub>	JTAG port clock to output (1)	—	16	ns
t <sub>JPZX</sub>	JTAG port high impedance to valid output (1)	—	15	ns
t <sub>JPXZ</sub>	JTAG port valid output to high impedance (1)	—	15	ns
t <sub>JSSU</sub>	Capture register setup time (1)	5	—	ns
t <sub>JSH</sub>	Capture register hold time	10	—	ns

**Table 2-25.** Cyclone III LS Devices JTAG Timing Parameters (*Note 2*) (Part 2 of 2) (Preliminary)

Symbol	Parameter	Min	Max	Unit
$t_{JSCO}$	Update register clock to output	—	25	ns
$t_{JSZX}$	Update register high impedance to valid output	—	25	ns
$t_{JSXZ}$	Update register valid output to high impedance	—	25	ns

**Note to Table 2-25:**

- (1) The specification is shown for 3.3-V, 3.0-V, and 2.5-V LVTTTL/LVCMOS operation of JTAG pins. For 1.8-V LVTTTL/LVCMOS and 1.5-V LVC MOS, the JTAG port clock to output time is 16 ns.
- (2) For more information, refer to “JTAG Waveform” in “Glossary” on page 2-26.

## Peripheral Performance

### High-Speed I/O Specification

Table 2-26 through Table 2-31 show the high-speed I/O timing for Cyclone III devices. For definitions of high-speed timing specifications, refer to “Glossary” on page 2-26.

**Table 2-26.** Cyclone III LS Devices RSDS Transmitter Timing Specification (*Note 1*, *2*) (Part 1 of 2) (Preliminary)

Symbol	Modes	C7, I7			C8			Unit
		Min	Typ	Max	Min	Typ	Max	
$f_{HSCLK}$ (input clock frequency)	×10	10	—	155.5	10	—	155.5	MHz
	×8	10	—	155.5	10	—	155.5	MHz
	×7	10	—	155.5	10	—	155.5	MHz
	×4	10	—	155.5	10	—	155.5	MHz
	×2	10	—	155.5	10	—	155.5	MHz
	×1	10	—	155.5	10	—	155.5	MHz
Device operation in Mbps	×10	100	—	311	100	—	311	Mbps
	×8	80	—	311	80	—	311	Mbps
	×7	70	—	311	70	—	311	Mbps
	×4	40	—	311	40	—	311	Mbps
	×2	20	—	311	20	—	311	Mbps
	×1	10	—	311	10	—	311	Mbps
$t_{DUTY}$	—	45	—	55	45	—	55	%
TCCS	—	—	—	200	—	—	200	ps
Output jitter (peak to peak)	—	—	—	500	—	—	550	ps
$t_{RISE}$	20 – 80%, $C_{LOAD} = 5$ pF	—	500	—	—	500	—	ps
$t_{FALL}$	20 – 80%, $C_{LOAD} = 5$ pF	—	500	—	—	500	—	ps

**Table 2-26.** Cyclone III LS Devices RSDS Transmitter Timing Specification (Note 1), (2) (Part 2 of 2) (Preliminary)

Symbol	Modes	C7, I7			C8			Unit
		Min	Typ	Max	Min	Typ	Max	
$t_{\text{LOCK (3)}}$	—	—	—	1	—	—	1	ms

**Notes to Table 2-26:**

- (1) Applicable for true RSDS and Emulated RSDS with three-resistor network transmitters.
- (2) True RSDS transmitter is only supported at output pin of Row I/O (Banks 1, 2, 5, and 6). Emulated RSDS with three-resistor network transmitter is supported at the output pin of all I/O banks.
- (3)  $t_{\text{LOCK}}$  is the time required for the PLL to lock from the end of device configuration.

**Table 2-27.** Cyclone III LS Devices Emulated RSDS with One-Resistor Network Transmitter Timing Specifications (Note 1) (Preliminary)

Symbol	Modes	C7, I7			C8			Unit
		Min	Typ	Max	Min	Typ	Max	
$f_{\text{HSCLK}}$ (input clock frequency)	×10	10	—	85	10	—	85	MHz
	×8	10	—	85	10	—	85	MHz
	×7	10	—	85	10	—	85	MHz
	×4	10	—	85	10	—	85	MHz
	×2	10	—	85	10	—	85	MHz
	×1	10	—	85	10	—	85	MHz
Device operation in Mbps	×10	100	—	170	100	—	170	Mbps
	×8	80	—	170	80	—	170	Mbps
	×7	70	—	170	70	—	170	Mbps
	×4	40	—	170	40	—	170	Mbps
	×2	20	—	170	20	—	170	Mbps
	×1	10	—	170	10	—	170	Mbps
$t_{\text{DUTY}}$	—	45	—	55	45	—	55	%
TCCS	—	—	—	200	—	—	200	ps
Output jitter (peak to peak)	—	—	—	500	—	—	550	ps
$t_{\text{RISE}}$	20 – 80%, $C_{\text{LOAD}} = 5 \text{ pF}$	—	500	—	—	500	—	ps
$t_{\text{FALL}}$	20 – 80%, $C_{\text{LOAD}} = 5 \text{ pF}$	—	500	—	—	500	—	ps
$t_{\text{LOCK (2)}}$	—	—	—	1	—	—	1	ms

**Notes to Table 2-27:**

- (1) Emulated RSDS with one-resistor network transmitter is supported at the output pin of all I/O banks.
- (2)  $t_{\text{LOCK}}$  is the time required for the PLL to lock from the end of device configuration.

**Table 2-28.** Cyclone III LS Devices Mini-LVDS Transmitter Timing Specification (Note 1), (2) (Preliminary)

Symbol	Modes	C7, I7			C8			Unit
		Min	Typ	Max	Min	Typ	Max	
f <sub>HSClk</sub> (input clock frequency)	×10	10	—	155.5	10	—	155.5	MHz
	×8	10	—	155.5	10	—	155.5	MHz
	×7	10	—	155.5	10	—	155.5	MHz
	×4	10	—	155.5	10	—	155.5	MHz
	×2	10	—	155.5	10	—	155.5	MHz
	×1	10	—	155.5	10	—	155.5	MHz
Device operation in Mbps	×10	100	—	311	100	—	311	Mbps
	×8	80	—	311	80	—	311	Mbps
	×7	70	—	311	70	—	311	Mbps
	×4	40	—	311	40	—	311	Mbps
	×2	20	—	311	20	—	311	Mbps
	×1	10	—	311	10	—	311	Mbps
t <sub>DUTY</sub>	—	45	—	55	45	—	55	%
TCCS	—	—	—	200	—	—	200	ps
Output jitter (peak to peak)	—	—	—	500	—	—	550	ps
t <sub>RISE</sub>	20 – 80%, C <sub>LOAD</sub> = 5 pF	—	500	—	—	500	—	ps
t <sub>FALL</sub>	20 – 80%, C <sub>LOAD</sub> = 5 pF	—	500	—	—	500	—	ps
t <sub>LOCK (3)</sub>	—	—	—	1	—	—	1	ms

**Notes to Table 2-28:**

- (1) Applicable for true and emulated mini-LVDS with three-resistor network transmitter.
- (2) True mini-LVDS transmitter is only supported at the output pin of Row I/O (Banks 1, 2, 5, and 6). Emulated mini-LVDS with three-resistor network transmitter is supported at the output pin of all I/O banks.
- (3) t<sub>LOCK</sub> is the time required for the PLL to lock from the end of device configuration.

**Table 2-29.** Cyclone III LS Devices True LVDS Transmitter Timing Specifications (Note 1) (Part 1 of 2) (Preliminary)

Symbol	Modes	EP3CLS70/EP3CLS100 Performance				EP3CLS150/EP3CLS200 Performance				Unit
		C7, I7		C8		C7, I7		C8		
		Min	Max	Min	Max	Min	Max	Min	Max	
f <sub>HSClk</sub> (input clock frequency)	×10	10	370	10	320	10	320	10	320	MHz
	×8	10	370	10	320	10	320	10	320	MHz
	×7	10	370	10	320	10	320	10	320	MHz
	×4	10	370	10	320	10	320	10	320	MHz
	×2	10	370	10	320	10	320	10	320	MHz
	×1	10	370	10	320	10	320	10	320	MHz

**Table 2-29.** Cyclone III LS Devices True LVDS Transmitter Timing Specifications (*Note 1*) (Part 2 of 2) (Preliminary)

Symbol	Modes	EP3CLS70/EP3CLS100 Performance				EP3CLS150/EP3CLS200 Performance				Unit
		C7, I7		C8		C7, I7		C8		
		Min	Max	Min	Max	Min	Max	Min	Max	
HSIODR	×10	100	740	100	640	100	640	100	640	Mbps
	×8	80	740	80	640	80	640	80	640	Mbps
	×7	70	740	70	640	70	640	70	640	Mbps
	×4	40	740	40	640	40	640	40	640	Mbps
	×2	20	740	20	640	20	640	20	640	Mbps
	×1	10	740	10	640	10	640	10	640	Mbps
t <sub>DUTY</sub>	—	45	55	45	55	45	55	45	55	%
TCCS	—	—	200	—	200	—	200	—	200	ps
Output jitter (peak to peak)	—	—	500	—	550	—	500	—	550	ps
t <sub>LOCK</sub> (2)	—	—	1	—	1	—	1	—	1	ms

**Notes to Table 2-29:**

- (1) True LVDS transmitter is only supported at the output pin of Row I/O (Banks 1, 2, 5, and 6).
- (2) t<sub>LOCK</sub> is the time required for the PLL to lock from the end of device configuration.

**Table 2-30.** Cyclone III LS Devices Emulated LVDS with Three-Resistor Network Transmitter Timing Specifications (*Note 1*) (Part 1 of 2) (Preliminary)

Symbol	Modes	EP3CLS70/EP3CLS100 Performance				EP3CLS150/EP3CLS200 Performance				Unit
		C7, I7		C8		C7, I7		C8		
		Min	Max	Min	Max	Min	Max	Min	Max	
f <sub>HCLK</sub> (input clock frequency)	×10	10	320	10	275	10	275	10	275	MHz
	×8	10	320	10	275	10	275	10	275	MHz
	×7	10	320	10	275	10	275	10	275	MHz
	×4	10	320	10	275	10	275	10	275	MHz
	×2	10	320	10	275	10	275	10	275	MHz
	×1	10	320	10	275	10	275	10	275	MHz
HSIODR	×10	100	640	100	550	100	550	100	550	Mbps
	×8	80	640	80	550	80	550	80	550	Mbps
	×7	70	640	70	550	70	550	70	550	Mbps
	×4	40	640	40	550	40	550	40	550	Mbps
	×2	20	640	20	550	20	550	20	550	Mbps
	×1	10	640	10	550	10	550	10	550	Mbps
t <sub>DUTY</sub>	—	45	55	45	55	45	55	45	55	%
TCCS	—	—	200	—	200	—	200	—	200	ps
Output jitter (peak to peak)	—	—	500	—	550	—	500	—	550	ps

**Table 2-30.** Cyclone III LS Devices Emulated LVDS with Three-Resistor Network Transmitter Timing Specifications (*Note 1*) (Part 2 of 2) (Preliminary)

Symbol	Modes	EP3CLS70/EP3CLS100 Performance				EP3CLS150/EP3CLS200 Performance				Unit
		C7, I7		C8		C7, I7		C8		
		Min	Max	Min	Max	Min	Max	Min	Max	
$t_{\text{LOCK}}$ (2)	—	—	1	—	1	—	1	—	1	ms

**Notes to Table 2-30:**

- (1) Emulated LVDS with three-resistor network transmitter is supported at the output pin of all I/O banks.
- (2)  $t_{\text{LOCK}}$  is the time required for the PLL to lock from the end of device configuration.

**Table 2-31.** Cyclone III LS Devices LVDS Receiver Timing Specifications (*Note 1*) (Preliminary)

Symbol	Modes	EP3CLS70/EP3CLS100 Performance				EP3CLS150/EP3CLS200 Performance				Unit
		C7, I7		C8		C7, I7		C8		
		Min	Max	Min	Max	Min	Max	Min	Max	
$f_{\text{HCLK}}$ (input clock frequency)	×10	10	370	10	320	10	320	10	320	MHz
	×8	10	370	10	320	10	320	10	320	MHz
	×7	10	370	10	320	10	320	10	320	MHz
	×4	10	370	10	320	10	320	10	320	MHz
	×2	10	370	10	320	10	320	10	320	MHz
	×1	10	370	10	320	10	320	10	320	MHz
HSIODR	×10	100	740	100	640	100	640	100	640	Mbps
	×8	80	740	80	640	80	640	80	640	Mbps
	×7	70	740	70	640	70	640	70	640	Mbps
	×4	40	740	40	640	40	640	40	640	Mbps
	×2	20	740	20	640	20	640	20	640	Mbps
	×1	10	740	10	640	10	640	10	640	Mbps
SW	—	—	400	—	400	—	400	—	400	ps
Input jitter tolerance	—	—	500	—	550	—	500	—	550	ps
$t_{\text{LOCK}}$ (2)	—	—	1	—	1	—	1	—	1	ms

**Notes to Table 2-31:**

- (1) True LVDS receiver is supported at all banks.
- (2)  $t_{\text{LOCK}}$  is the time required for the PLL to lock from the end of device configuration.

## External Memory Interface Specifications

Cyclone III LS devices support external memory interfaces up to 200 MHz. The external memory interfaces for Cyclone III LS devices are auto-calibrating and easy to implement.

Table 2-32 through Table 2-35 list the external memory interface specifications for Cyclone III LS devices and are useful when performing memory interface timing analysis.

**Table 2-32.** Cyclone III LS Devices Maximum Clock Rate Support for External Memory Interfaces with Half-Rate Controller (Note 1) (Preliminary)

Memory Standard	I/O Standard	EP3CLS70/EP3CLS100									EP3CLS150/EP3CLS200								
		C7 Speed Grade (MHz)			C8 Speed Grade (MHz)			I7 Speed Grade (MHz)			C7 Speed Grade (MHz)			C8 Speed Grade (MHz)			I7 Speed Grade (MHz)		
		Column I/O Banks	Row I/O Banks	Wraparound Mode	Column I/O Banks	Row I/O Banks	Wraparound Mode	Column I/O Banks	Row I/O Banks	Wraparound Mode	Column I/O Banks	Row I/O Banks	Wraparound Mode	Column I/O Banks	Row I/O Banks	Wraparound Mode	Column I/O Banks	Row I/O Banks	Wraparound Mode
DDR2 SDRAM (2), (5)	SSTL-18 Class I/II	167	150	125	167	133	100	167	150	125	167	133	125	150	125	100	167	133	125
DDR SDRAM (2)	SSTL-2 Class I/II	150	133	125	133	125	100	150	133	125	133	125	100	133	125	100	133	125	100
QDR II SRAM (3), (4)	1.8-V HSTL Class I/II	150	150	133	133	133	125	150	150	133	150	150	133	133	133	125	150	150	133

**Notes to Table 2-32:**

- (1) Column I/Os banks refer to top and bottom I/Os. Row I/O banks refer to right and left I/Os. Wraparound mode refers to the combination of column and row I/O.
- (2) The values apply to interfaces with both modules and components.
- (3) Cyclone III LS devices features I/O capable of electrical support for QDR II, but Altera does not supply a controller or PHY megafunction for QDR II interface.
- (4) QDR II SRAM also supports the 1.5-V HSTL I/O standard. However, Altera recommends using the 1.8-V HSTL I/O standard for maximum performance because of the higher I/O drive strength.
- (5) For more information on the required DDR2 memory device speed grade for external memory interface to achieve performance as stated in this table, refer to AN 445: Design Guidelines for Implementing DDR and DDR2 SDRAM Interfaces in Cyclone III Device.

**Table 2-33.** Cyclone III LS Devices Maximum Clock Rate Support for External Memory Interfaces with Full-Rate Controller (Note 1) (Preliminary)

Memory Standard	I/O Standard	EP3CLS70/EP3CLS100 Performance						EP3CLS150/EP3CLS200 Performance					
		C7 (MHz)		C8 (MHz)		I7 (MHz)		C7 (MHz)		C8 (MHz)		I7 (MHz)	
		Column I/O Banks	Row I/O Banks	Column I/O Banks	Row I/O Banks	Column I/O Banks	Row I/O Banks	Column I/O Banks	Row I/O Banks	Column I/O Banks	Row I/O Banks	Column I/O Banks	Row I/O Banks
DDR2 SDRAM (2), (3)	SSTL-18 Class I/II	150	150	133	133	150	150	133	133	133	133	133	133
DDR SDRAM (2)	SSTL-2 Class I/II	150	133	133	125	150	133	133	125	133	125	133	125

**Notes to Table 2-33:**

- (1) Column I/O banks refer to top and bottom I/Os. Row I/O banks refer to right and left I/Os.
- (2) The values apply for interfaces with both modules and components.
- (3) For more information on the required DDR2 memory device speed grade for external memory interface to achieve performance as stated in this table, refer to *AN 445: Design Guidelines for Implementing DDR and DDR2 SDRAM Interfaces in Cyclone III Device*.

**Table 2-34.** FPGA Sampling Window (SW) Requirement – Read Side (Note 1) (Preliminary)

Memory Standard	Column I/Os		Row I/Os	
	Setup	Hold	Setup	Hold
<b>C7</b>				
DDR2 SDRAM	730	675	790	735
DDR SDRAM	700	645	815	760
QDR II SRAM	925	870	930	875
<b>C8</b>				
DDR2 SDRAM	753	698	935	880
DDR SDRAM	825	765	932	872
QDR II SRAM	1080	1020	1085	1025
<b>I7</b>				
DDR2 SDRAM	793	738	875	820
DDR SDRAM	770	715	900	845
QDR II SRAM	973	918	975	920

**Note to Table 2-34:**

- (1) Column I/Os refer to top and bottom I/Os. Row I/Os refer to right and left I/Os.

**Table 2-35.** Cyclone III LS Devices Transmitter Channel-to-Channel Skew (TCCS) – Write Side (Note 1) (Part 1 of 2)

Memory Standard	I/O Standard	Column I/Os (ps)		Row I/Os (ps)	
		Lead	Lag	Lead	Lag
<b>C7</b>					
DDR2 SDRAM	SSTL-18 Class I	948	443	948	443
	SSTL-18 Class II	1058	578	1058	578

**Table 2-35.** Cyclone III LS Devices Transmitter Channel-to-Channel Skew (TCCS) – Write Side (Note 1) (Part 2 of 2)

Memory Standard	I/O Standard	Column I/Os (ps)		Row I/Os (ps)	
		Lead	Lag	Lead	Lag
DDR SDRAM	SSTL-2 Class I	913	443	913	443
	SSTL-2 Class II	1043	578	1043	578
QDRII SRAM	1.8-V HSTL Class I	943	483	943	483
	1.8-V HSTL Class II	1043	603	1043	603
<b>C8</b>					
DDR2 SDRAM	SSTL-18 Class I	1073	473	1073	473
	SSTL-18 Class II	1213	633	1213	633
DDR SDRAM	SSTL-2 Class I	1073	473	1073	473
	SSTL-2 Class II	1213	633	1213	633
QDRII SRAM	1.8-V HSTL Class I	1073	523	1073	523
	1.8-V HSTL Class II	1223	663	1223	663
<b>I7</b>					
DDR2 SDRAM	SSTL-18 Class I	994	464	994	464
	SSTL-18 Class II	947	548	947	548
DDR SDRAM	SSTL-2 Class I	957	390	957	390
	SSTL-2 Class II	1094	432	1094	432
QDRII SRAM	1.8-V HSTL Class I	989	506	989	506
	1.8-V HSTL Class II	1094	632	1094	632

**Note to Table 2-35:**

(1) Column I/O banks refer to top and bottom I/Os. Row I/O banks refer to right and left I/Os.

### Duty Cycle Distortion Specification

Table 2-36 lists the worst case duty cycle distortion for Cyclone III LS devices.

**Table 2-36.** Duty Cycle Distortion on Cyclone III LS Devices I/O Pins (Note 1), (2) (Preliminary)

Symbol	C7, I7		C8		Unit
	Min	Max	Min	Max	
Output Duty Cycle	45	55	45	55	%

**Notes to Table 2-36:**

- (1) Duty cycle distortion specification applies to clock outputs from PLLs, global clock tree, and IOE driving dedicated and general purpose I/O pins.
- (2) Cyclone III LS devices meet specified DCD at maximum output toggle rate for each combination of I/O standard and current strength.

## OCT Calibration Timing Specification

Table 2–37 lists the duration of calibration for series OCT with calibration at device power-up for Cyclone III LS devices.

**Table 2–37.** Cyclone III LS Devices Timing Specification for Series OCT with Calibration at Device Power-Up (Note 1) (Preliminary)

Symbol	Description	Maximum	Units
$t_{\text{OCTCAL}}$	Duration of series OCT with calibration at device power-up	20	$\mu\text{s}$

**Note to Table 2–37:**

- (1) OCT calibration takes place after device configuration, before entering user mode.

## IOE Programmable Delay

Table 2–38 and Table 2–39 show the IOE programmable delay for Cyclone III LS devices.

**Table 2–38.** Cyclone III LS Devices IOE Programmable Delay on Column Pins (Note 1), (2)

Parameter	Paths Affected	Number of Settings	Min Offset	C7	C8	I7	Unit
				Max Offset	Max Offset	Max Offset	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	2.32	2.386	2.366	ns
Input delay from pin to input register	Pad to I/O input register	8	0	2.387	2.54	2.43	ns
Delay from output register to output pin	I/O output register to pad	2	0	1.011	1.107	1.018	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	1.378	1.532	1.392	ns

**Notes to Table 2–38:**

- (1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of the Quartus II software.
- (2) The minimum and maximum offset timing numbers are in reference to setting '0' as available in the Quartus II software.

**Table 2–39.** Cyclone III LS Devices IOE Programmable Delay on Row Pins (Note 1), (2) (Part 1 of 2)

Parameter	Paths Affected	Number of Settings	Min Offset	C7	C8	I7	Unit
				Max Offset	Max Offset	Max Offset	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	2.335	2.406	2.381	ns
Input delay from pin to input register	Pad to I/O input register	8	0	2.402	2.558	2.447	ns
Delay from output register to output pin	I/O output register to pad	2	0	1.072	1.167	1.074	ns

**Table 2-39.** Cyclone III LS Devices IOE Programmable Delay on Row Pins (Note 1), (2) (Part 2 of 2)

Parameter	Paths Affected	Number of Settings	Min Offset	C7	C8	I7	Unit
				Max Offset	Max Offset	Max Offset	
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	1.388	1.542	1.403	ns

**Notes to Table 2-39:**

- (1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of Quartus II software.
- (2) The minimum and maximum offset timing numbers are in reference to setting '0' as available in the Quartus II software

## I/O Timing

DirectDrive technology and MultiTrack interconnect ensure predictable performance, accurate simulation, and accurate timing analysis across all Cyclone III LS device densities and speed grades.

You can use the following methods to determine the I/O timing:

- The Excel-based I/O Timing
- The Quartus II timing analyzer

The Excel-based I/O Timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get a timing budget estimation as part of the link timing analysis. The Quartus II timing analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after place-and-route is complete.

 The Excel-based I/O Timing spreadsheet is downloadable from [Cyclone III Devices Literature](#) page on Altera website.

All specifications are representative of worst-case supply voltage and junction temperature conditions. Altera characterizes timing delays at the worst-case process, minimum voltage, and maximum temperature for input register setup time ( $t_{SU}$ ) and hold time ( $t_H$ ).

 For more information on timing delay from the FPGA output to the receiving device for system-timing analysis, refer to [AN 366: Understanding I/O Output Timing for Altera Devices](#).

# Glossary

Table 2-40 shows the glossary for this chapter.

**Table 2-40.** Glossary (Part 1 of 5)

Letter	Term	Definitions
A	—	—
B	—	—
C	—	—
D	—	—
E	—	—
F	$f_{HSCLK}$	HIGH-SPEED I/O Block: High-speed receiver/transmitter input and output clock frequency.
G	GCLK	Input pin directly to Global Clock network.
	GCLK PLL	Input pin to Global Clock network through PLL.
H	HSIODR	HIGH-SPEED I/O Block: Maximum/minimum LVDS data transfer rate (HSIODR = 1/TUI).
I	Input Waveforms for the SSTL Differential I/O Standard	
J	JTAG Waveform	
K	—	—
L	—	—
M	—	—
N	—	—
O	—	—

**Table 2-40.** Glossary (Part 2 of 5)





Letter	Term	Definitions
<b>P</b>	PLL Block	<p>The following block diagram highlights the PLL Specification parameters.</p>  <p><b>Key</b>  <span style="display: inline-block; width: 10px; height: 10px; background-color: #cccccc; border: 1px solid black; margin-right: 5px;"></span> Reconfigurable in User Mode</p>
<b>Q</b>	—	—
<b>R</b>	<p><math>R_L</math></p> <p>Receiver Input Waveform</p>	<p>Receiver differential input discrete resistor (external to Cyclone III LS device)</p> <p>Receiver Input Waveform for LVDS and LVPECL Differential Standards</p> <p><b>Single-Ended Waveform</b></p>  <p>Positive Channel (p) = <math>V_{IH}</math>          Negative Channel (n) = <math>V_{IL}</math>          Ground</p> <p><b>Differential Input Waveform</b></p>  <p>0 V  <math>V_{ID}</math>          p - n</p>
	RSKM (Receiver input skew margin)	<p>HIGH-SPEED I/O Block: The total margin left after accounting for the sampling window and TCCS. <math>RSKM = (TUI - SW - TCCS) / 2</math></p>

Table 2-40. Glossary (Part 3 of 5)

Letter	Term	Definitions
S	Single-ended Voltage referenced I/O Standard	 <p>The JEDEC standard for SSTI and HSTL I/O standards defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input crosses the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform <i>ringing</i>.</p>
	SW (Sampling Window)	HIGH-SPEED I/O Block: The period of time during which the data must be valid to capture it correctly. The setup and hold times determine the ideal strobe position in the sampling window.
T	$t_c$	High-speed receiver/transmitter input and output clock period.
	TCCS (Channel-to-channel-skew)	HIGH-SPEED I/O Block: The timing difference between the fastest and slowest output edges, including $t_{co}$ variation and clock skew. The clock is included in the TCCS measurement.
	$t_{cin}$	Delay from clock pad to I/O input register.
	$t_{co}$	Delay from clock pad to I/O output.
	$t_{cout}$	Delay from clock pad to I/O output register.
	$t_{DUTY}$	HIGH-SPEED I/O Block: Duty cycle on high-speed transmitter output clock.
	$t_{FALL}$	Signal High-to-low transition time (80–20%).
	$t_H$	Input register hold time.
	Timing Unit Interval (TUI)	HIGH-SPEED I/O block: The timing budget allowed for skew, propagation delays, and data sampling window. $(TUI = 1/(\text{Receiver Input Clock Frequency Multiplication Factor}) = t_c/w)$ .
	$t_{INJITTER}$	Period jitter on PLL clock input.
	$t_{OUTJITTER\_DEDCLK}$	Period jitter on dedicated clock output driven by a PLL.
	$t_{OUTJITTER\_IO}$	Period jitter on general purpose I/O driven by a PLL.
	$t_{pllcin}$	Delay from PLL inclk pad to I/O input register.
	$t_{pllcout}$	Delay from PLL inclk pad to I/O output register.

**Table 2-40.** Glossary (Part 4 of 5)



Letter	Term	Definitions
	Transmitter Output Waveform	<p>Transmitter Output Waveforms for the LVDS, mini-LVDS, PPDS and RSDS Differential I/O Standards</p> <p><b>Single-Ended Waveform</b></p>  <p>Positive Channel (p) = <math>V_{OH}</math> Negative Channel (n) = <math>V_{OL}</math> Ground</p> <p><b>Differential Waveform (Mathematical Function of Positive &amp; Negative Channel)</b></p>  <p>0 V <math>p - n (1)</math></p>
	$t_{RISE}$	Signal Low-to-high transition time (20–80%).
	$t_{SU}$	Input register setup time.
<b>U</b>	—	—

Table 2-40. Glossary (Part 5 of 5)

Letter	Term	Definitions
<b>V</b>	$V_{CM(DC)}$	DC Common Mode Input Voltage.
	$V_{DIF(AC)}$	AC differential Input Voltage: The minimum AC input differential voltage required for switching.
	$V_{DIF(DC)}$	DC differential Input Voltage: The minimum DC input differential voltage required for switching.
	$V_{ICM}$	Input Common Mode Voltage: The common mode of the differential signal at the receiver.
	$V_{ID}$	Input differential Voltage Swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
	$V_{IH}$	Voltage Input High: The minimum positive voltage applied to the input which is accepted by the device as a logic high.
	$V_{IH(AC)}$	High-level AC input voltage.
	$V_{IH(DC)}$	High-level DC input voltage.
	$V_{IL}$	Voltage Input Low: The maximum positive voltage applied to the input which is accepted by the device as a logic low.
	$V_{IL(AC)}$	Low-level AC input voltage.
	$V_{IL(DC)}$	Low-level DC input voltage.
	$V_{IN}$	DC input voltage.
	$V_{OCM}$	Output Common Mode Voltage: The common mode of the differential signal at the transmitter.
	$V_{OD}$	Output differential Voltage Swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. $V_{OD} = V_{OH} - V_{OL}$ .
	$V_{OH}$	Voltage Output High: The maximum positive voltage from an output which the device considers will be accepted as the minimum positive high level.
	$V_{OL}$	Voltage Output Low: The maximum positive voltage from an output which the device considers will be accepted as the maximum positive low level.
	$V_{OS}$	Output offset voltage: $V_{OS} = (V_{OH} + V_{OL}) / 2$ .
	$V_{OX(AC)}$	AC differential Output cross point voltage: The voltage at which the differential output signals must cross.
	$V_{REF}$	Reference voltage for SSTL, HSTL I/O Standards.
	$V_{REF(AC)}$	AC input reference voltage for SSTL, HSTL I/O Standards. $V_{REF(AC)} = V_{REF(DC)} + \text{noise}$ . The peak-to-peak AC noise on $V_{REF}$ should not exceed 2% of $V_{REF(DC)}$ .
$V_{REF(DC)}$	DC input reference voltage for SSTL, HSTL I/O Standards.	
$V_{SWING(AC)}$	AC differential Input Voltage: AC Input differential voltage required for switching. Refer to Input Waveforms for the SSTL Differential I/O Standard.	
$V_{SWING(DC)}$	DC differential Input Voltage: DC Input differential voltage required for switching. Refer to Input Waveforms for the SSTL Differential I/O Standard.	
$V_{TT}$	Termination voltage for SSTL, HSTL I/O Standards.	
$V_{X(AC)}$	AC differential Input cross point Voltage: The voltage at which the differential input signals must cross.	
<b>W</b>	—	—
<b>X</b>	—	—
<b>Y</b>	—	—
<b>Z</b>	—	—

## Document Revision History

Table 2–41 shows the revision history for this chapter.

**Table 2–41.** Document Revision History

<b>Date and Document Version</b>	<b>Changes Made</b>	<b>Summary of Changes</b>
July 2009 v1.1	Minor edit to the hyperlinks.	—
June 2009 v1.0	Initial release.	—



101 Innovation Drive  
San Jose, CA 95134  
[www.altera.com](http://www.altera.com)  
Technical Support  
[www.altera.com/support](http://www.altera.com/support)

Copyright © 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. RSDS and PPDS are registered trademarks of National Semiconductor. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



I.S. EN ISO 9001