## Data Sheet

## FEATURES

White LED driver based on inductive boost converter Integrated 50 V MOSFET with 2.9 A peak current limit Input voltage range: 6 V to 21 V
Maximum output adjustable up to 45 V
350 kHz to 1 MHz adjustable operating frequency
Built-in soft start for boost converter
Drives up to eight LED current sources
LED current adjustable up to 30 mA for each channel Headroom control to maximize efficiency
Adjustable output dimming frequency: $\mathbf{2 0 0 ~ H z}$ to 10 kHz LED open/short fault protection
Selectable brightness control interface modes
PWM input
SMBus serial interface
Selectable dimming controls
Fixed delay PWM dimming control with 8-bit resolution
No delay PWM dimming control with 8-bit resolution
Phase shift PWM dimming control with 8-bit resolution
Direct PWM dimming control
DC current dimming mode with 8-bit resolution
General
Thermal shutdown
Undervoltage lockout
28 -lead, $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ LFCSP

## APPLICATIONS

## Notebook PCs, UMPCs, and monitor displays

## GENERAL DESCRIPTION

The ADD5201 is a white LED driver for backlight applications based on high efficiency, current mode, step-up converter technology. It is designed with a $0.15 \Omega, 2.9 \mathrm{~A}$ internal switch and a pin adjustable operating frequency between 350 kHz and 1 MHz . The ADD5201 contains eight regulated current sources for uniform brightness intensity. Each current source can be driven up to 30 mA .
The ADD5201 drives up to eight parallel strings of multiple series connected LEDs with a $\pm 1.5 \%$ current regulation accuracy. The device provides an adjustable LED driving current up to 30 mA for each channel by an external resistor. The ADD5201 provides various brightness control methods. The LED dimming control can be achieved through SMBus and/or pulse-width modulation (PWM) input. Each dimming mode is selectable

## ADD5201

## TABLE OF CONTENTS

Features .....  .1
Applications. ..... 1
Block Diagram .....  1
General Description ..... 1
Revision History ..... 2
Functional Block Diagram ..... 3
Specifications ..... 4
Step-Up Switching Regulator Specifications. ..... 4
LED Current Regulation Specifications ..... 4
SMBus Specifications ..... 5
General Specifications ..... 5
Absolute Maximum Ratings ..... 6
Thermal Resistance ..... 6
ESD Caution ..... 6
Pin Configuration and Function Descriptions. .....  7
Typical Performance Characteristics ..... 8
Theory of Operation ..... 10
Current Mode, Step-Up Switching Regulator Operation ..... 10
Internal 3.3 V Regulator ..... 10
Boost Converter Switching Frequency ..... 10
Dimming Frequency (fpwn) Adjustment ..... 10
Current Source ..... 10
Backlight Brightness Control. ..... 11
PWM Dimming Mode ..... 11
DC Current Dimming Mode ..... 12
Safety Features ..... 12
SMBus Interface ..... 13
SMBus Register Description ..... 14
External Component Selection Guide ..... 16
Layout Guidelines ..... 17
Typical Application Circuits ..... 18
Outline Dimensions ..... 20
Ordering Guide ..... 20

## REVISION HISTORY

4/12-Revision A: Initial Version

FUNCTIONAL BLOCK DIAGRAM


Figure 2. Functional Block Diagram

## ADD5201

## SPECIFICATIONS

$\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \overline{\text { SHDN }}=$ high, $\mathrm{T}_{\mathrm{A}}=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.

## STEP-UP SWITCHING REGULATOR SPECIFICATIONS

Table 1.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY Input Voltage Range | $\mathrm{V}_{\text {IN }}$ |  | 6 |  | 21 | V |
| BOOST OUTPUT Output Voltage | Vout |  |  |  | 45 | V |
| SWITCH <br> On Resistance Leakage Current Peak Current Limit ${ }^{1}$ | $\begin{aligned} & \text { RDS(ON) } \\ & \mathrm{I}_{\mathrm{LKG}} \\ & \mathrm{IcL} \end{aligned}$ | $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{I}_{\mathrm{sw}}=100 \mathrm{~mA}$ | 2.9 | $\begin{aligned} & 150 \\ & 44 \\ & 3.4 \end{aligned}$ | $\begin{aligned} & 210 \\ & 70 \\ & 4.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{m} \Omega \\ & \mu \mathrm{~A} \\ & \mathrm{~A} \\ & \hline \end{aligned}$ |
| OSCILLATOR <br> Switching Frequency <br> Maximum Duty Cycle Soft Start Time | fsw fsw $\mathrm{D}_{\text {max }}$ tss | $\begin{aligned} & \mathrm{R}_{\mathrm{F}}=150 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{F}}=470 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{F}}=470 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & 820 \\ & 85 \end{aligned}$ | $\begin{aligned} & 1000 \\ & 350 \\ & 90 \\ & 1.5 \end{aligned}$ | $1180$ | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{kHz} \\ & \% \\ & \mathrm{~ms} \end{aligned}$ |
| OVERVOLTAGE PROTECTION <br> Overvoltage Threshold on OVP Pin <br> Rising <br> Falling <br> Allowable OVP Level ${ }^{2}$ | Vovpr <br> VovpF <br> Vovp |  |  | $\begin{aligned} & 1.20 \\ & 1.12 \end{aligned}$ | $\begin{aligned} & 1.24 \\ & 1.16 \\ & 47.7 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |

${ }^{1}$ Test without ramp compensation; the current limit is guaranteed by design and/or correlation to static test. The current limit is dependent on the duty cycle.
${ }^{2}$ A maximum $1 \%$ deviation of R2/R1 for the OVP setting is considered. The allowable OVP level must not exceed the SW absolute maximum rating of 50 V when considering the OVP setting for the deviation of the resistors and the ADD5201 Vovpr deviation. See Figure 22 for more information.

$$
V_{\text {OVP }}=\frac{1.2 \mathrm{~V}}{R 1} \times(R 1+R 2)
$$

## LED CURRENT REGULATION SPECIFICATIONS

Table 2.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CURRENT SOURCE <br> ISET Pin Voltage <br> Adjustable LED Current ${ }^{1}$ Constant Current Sink of $20 \mathrm{~mA}^{2}$ <br> Headroom Voltage of 20 mA Current Matching Between Strings ${ }^{2}$ LED Current Accuracy ${ }^{2}$ Current Source Leakage Current | $V_{\text {set }}$ <br> Led <br> ILED20 <br> Vhr20 | $\begin{aligned} & 6 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 21 \mathrm{~V} \\ & \mathrm{R}_{\text {SET }}=141.56 \mathrm{k} \Omega \\ & \mathrm{R}_{\text {SET }}=141.56 \mathrm{k} \Omega \\ & \mathrm{R}_{\text {SET }}=141.56 \mathrm{k} \Omega \\ & \mathrm{R}_{\text {SET }}=141.56 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & 1.16 \\ & 0 \\ & 19.4 \\ & \\ & -1.5 \\ & -3 \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 20 \\ & 0.65 \end{aligned}$ | $\begin{aligned} & 1.24 \\ & 30 \\ & 20.6 \\ & 0.85 \\ & +1.5 \\ & +3 \\ & 1 \end{aligned}$ | V <br> mA <br> mA <br> V <br> \% <br> \% <br> $\mu \mathrm{A}$ |
| $f_{\text {pwm }}$ GENERATOR <br> Dimming Frequency Range Dimming Frequency | fpwm | $\begin{aligned} & 6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 21 \mathrm{~V} \\ & \mathrm{R}_{\text {FPWM }}=50 \mathrm{k} \Omega, \mathrm{C}_{\text {FPWM }}=150 \mathrm{pF} \end{aligned}$ | $\begin{aligned} & 200 \\ & 820 \end{aligned}$ |  | $\begin{aligned} & 10,000 \\ & 1180 \end{aligned}$ | $\begin{aligned} & \mathrm{Hz} \\ & \mathrm{~Hz} \end{aligned}$ |
| LED FAULT DETECTION Open Fault Delay ${ }^{1}$ | to_openfault |  |  |  | 6.5 | $\mu \mathrm{s}$ |

[^0]
## SMBus SPECIFICATIONS

Table 3.

| Parameter ${ }^{1}$ | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SMBus INTERFACE |  |  |  |  |  |
| Data, Clock Input Low Level | $\mathrm{V}_{\text {IL }}$ |  |  | 0.5 | V |
| Data, Clock Input High Level | $\mathrm{V}_{\text {IH }}$ | 2.2 |  | 5.5 | V |
| Data, Clock Output Low Level | VoL |  |  | 0.8 | V |
| SMBus TIMING SPECIFICATIONS |  |  |  |  |  |
| Clock Frequency | $\mathrm{f}_{\text {SMB }}$ | 10 |  | 100 | kHz |
| Bus-Free Time Between Stop and Start Conditions | $\mathrm{t}_{\text {buF }}$ | 4.7 |  |  | $\mu \mathrm{s}$ |
| Hold Time After Start Condition ${ }^{2}$ | thd; STA | 4.0 |  |  | $\mu \mathrm{s}$ |
| Setup Time |  |  |  |  |  |
| Repeated Start Condition | tsu; STA | 4.7 |  |  | $\mu \mathrm{s}$ |
| Stop Condition | tsu; sтo | 4.0 |  |  | $\mu \mathrm{s}$ |
| Data | $\mathrm{t}_{\text {S }}$; DAT | 250 |  |  | ns |
| Data Hold Time | $\mathrm{t}_{\text {HD; }}$ Dat | 300 |  |  | ns |
| Clock Period |  |  |  |  |  |
| Low | tıow | 4.7 |  |  | $\mu \mathrm{s}$ |
| High | thigh | 4.0 |  | 50 | $\mu \mathrm{s}$ |
| Clock/Data |  |  |  |  |  |
| Fall Time | $\mathrm{t}_{\mathrm{F}}$ |  |  | 300 | ns |
| Rise Time | $\mathrm{t}_{\mathrm{R}}$ |  |  | 1 | $\mu \mathrm{s}$ |

${ }^{1}$ These specifications are guaranteed by design.
${ }^{2}$ After this period, the first clock is generated.

## GENERAL SPECIFICATIONS

Table 4.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY <br> Input Voltage Range <br> Quiescent Current <br> Shutdown Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \\ & \mathrm{I}_{\mathrm{Q}} \\ & \mathrm{ISD}^{2} \end{aligned}$ | $\begin{aligned} & 6 \mathrm{~V} \leq \mathrm{V}_{\mathbb{N}} \leq 21 \mathrm{~V}, \overline{\mathrm{SHDN}}=\text { high } \\ & 6 \mathrm{~V} \leq \mathrm{V}_{\mathbb{I}} \leq 21 \mathrm{~V}, \overline{\mathrm{SHDN}}=\text { low } \end{aligned}$ | 6 | $\begin{aligned} & 2.5 \\ & 40 \end{aligned}$ | $\begin{aligned} & 21 \\ & 5.0 \\ & 160 \end{aligned}$ | V <br> mA <br> $\mu \mathrm{A}$ |
| VDDIO REGULATOR Regulated Output Short-Circuit Current | VvdDIo_Reg IvdDo_sc | $\begin{aligned} & 6 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 21 \mathrm{~V} \\ & 6 \mathrm{~V} \leq \mathrm{V}_{\mathbb{N}} \leq 21 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 3.2 \\ & 2.3 \end{aligned}$ | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | 3.4 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~mA} \end{aligned}$ |
| PWM INPUT <br> Voltage <br> High <br> Low <br> Allowable Input Range | VPWM_high <br> Vpwm_Low |  | $\begin{aligned} & 2.2 \\ & 200 \end{aligned}$ |  | 5.5 <br> 0.8 <br> 10,000 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~Hz} \end{aligned}$ |
| THERMAL SHUTDOWN <br> Threshold ${ }^{1}$ <br> Hysteresis ${ }^{1}$ | $\mathrm{T}_{\mathrm{sD}}$ TsDhys |  |  | $\begin{aligned} & 160 \\ & 30 \end{aligned}$ |  | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| UVLO <br> $V_{\text {IN }}$ Threshold Falling Rising | Vuvlof <br> Vuvlor | $\mathrm{V}_{\text {IN }}$ falling <br> $V_{\text {IN }}$ rising | 4.4 | $\begin{aligned} & 4.6 \\ & 5.0 \end{aligned}$ | 5.4 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| SHDN CONTROL Input Voltage Low High Input Current | $\mathrm{V}_{\mathrm{IL}}$ <br> $\mathrm{V}_{\mathrm{IH}}$ <br> $I_{\text {SHDN }}$ | $\overline{\mathrm{SHDN}}=3.3 \mathrm{~V}$ | 2.0 | 6 | 1.0 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ $\mu \mathrm{A}$ |

${ }^{1}$ This specification is guaranteed by design.

ABSOLUTE MAXIMUM RATINGS
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 5.

| Parameter | Rating |
| :--- | :--- |
| VIN | -0.3 V to +23 V |
| SW | -0.3 V to +50 V |
| SHDN | -0.3 V to +6 V |
| ISET, FSLCT, COMP, R_FPWM, C_FPWM | -0.3 V to +3.5 V |
| SDA, SCL, PWMI | -0.3 V to +6 V |
| FB1, FB2, FB3, FB4, FB5, FB6, FB7, FB8 | -0.3 V to +50 V |
| OVP | -0.3 V to +3 V |
| VDDIO | -0.3 V to +3.7 V |
| SEL1, SEL2 | -0.3 V to +6 V |
| Maximum Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ max) | $150^{\circ} \mathrm{C}$ |
| Operating Temperature Range ( $\left.\mathrm{T}_{\mathrm{A}}\right)$ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range ( $\left.\mathrm{T}_{\mathrm{s}}\right)$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Reflow Peak Temperature | $260^{\circ} \mathrm{C}$ |
| (20 sec to 40 sec) |  |

## THERMAL RESISTANCE

$\theta_{\text {IA }}$ is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 6. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | $\boldsymbol{\theta}_{\mathrm{Jc}}$ | Unit |
| :--- | :--- | :--- | :--- |
| 28-Lead LFCSP | 32.6 | 1.4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 3. Pin Configuration
Table 7. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | PWMI | PWM Signal Input. A 500 k $\Omega$ resistor is connected internally between this pin and AGND. |
| 2 | SEL1 | Dimming Mode Selection 1. |
| 3 | SEL2 | Dimming Mode Selection 2. |
| 4 | VDDIO | Internal Linear Regulator Output. This regulator provides power to the ADD5201. |
| 5 | SDA | Serial Data Input/Output. |
| 6 | SCL | Serial Clock. |
| 7 | FB1 | Regulated Current Sink. |
| 8 | FB2 | Regulated Current Sink. |
| 9 | FB3 | Regulated Current Sink. |
| 10 | FB4 | Regulated Current Sink. |
| 11 | AGND | Analog Ground. |
| 12 | FB5 | Regulated Current Sink. |
| 13 | FB6 | Regulated Current Sink. |
| 14 | FB7 | Regulated Current Sink. |
| 15 | FB8 | Regulated Current Sink. |
| 16 | NC | No Connect. This pin remains unconnected. |
| 17 | ISET | Full-Scale LED Current Setting. A resistor from this pin to ground sets the maximum LED current. |
| 18 | R_FPWM | Dimming Frequency Adjustment with an External Resistor. |
| 19 | C_FPWM | Dimming Frequency Adjustment with an External Capacitor. |
| 20 | PGND | Power Ground. |
| 21 | PGND | Power Ground. |
| 22 | OVP | Overvoltage Protection. |
| 23 | SW | Drain Connection of the Internal Power FET. |
| 24 | SW | Drain Connection of the Internal Power FET. |
| 25 | SHDN | Shutdown Control for PWM Input Operation Mode. Active low. This pin can be left open for SMBus operation mode. |
| 26 | VIN | Supply Input. |
| 27 | FSLCT | Frequency Select. A resistor from this pin to ground sets the boost switching frequency from 350 kHz to 1 MHz. |
| 28 | COMP | Compensation for the Boost Converter. The capacitors and the resistor are connected in series between AGND and |
|  | this pin for stable operation. |  |
|  | EP | Exposed Paddle. Connect the exposed paddle to ground |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. Boost Converter Efficiency vs. Input Voltage


Figure 5. LED Current vs. R RET


Figure 6. LED Current vs. PWM Input Duty Cycle


Figure 7. LED Current vs. Input Voltage ( $\left.I_{\text {LED }}=20 \mathrm{~mA}\right)$


Figure 8. LED Current vs. Headroom Voltage


Figure 9. Start-Up Waveforms (Brightness = 100\%)


Figure 10. Switching Waveforms, $V_{I N}=7 \mathrm{~V}$


Figure 11. Short-Circuit Protection Waveforms


Figure 12. LED Current Waveforms


Figure 13. Switching Waveforms, $V_{I N}=21 \mathrm{~V}$


Figure 14. Open Load Protection Waveforms

## THEORY OF OPERATION

## CURRENT MODE, STEP-UP SWITCHING REGULATOR OPERATION

The ADD5201 uses a current mode PWM boost regulator to provide the minimal voltage needed to enable the LED string to drive at the programmed LED current. The current mode regulation system allows fast transient response while maintaining a stable output voltage. By selecting the proper resistor-capacitor network from COMP to AGND, the regulator response can be optimized for a wide range of input voltages, output voltages, and load conditions. The ADD5201 can provide a 45 V maximum output voltage and drive up to 13 LEDs ( $3.4 \mathrm{~V} / 30 \mathrm{~mA}$ type of LEDs) for each channel.

## INTERNAL 3.3 V REGULATOR

The ADD5201 contains a 3.3 V linear regulator. The regulator is used for biasing internal circuitry and the voltage levels of the SDA and SCL pins. The internal regulator requires a $1 \mu \mathrm{~F}$ bypass capacitor. Place this bypass capacitor between Pin VDDIO (Pin 4) and AGND, as close as possible to Pin VDDIO.

## BOOST CONVERTER SWITCHING FREQUENCY

The ADD5201 boost converter switching frequency is adjustable, from 350 kHz to 1 MHz , by using an external resistor. A frequency of 350 kHz is recommended to optimize the regulator for high efficiency, and a frequency of 1 MHz is recommended for small external components. See Figure 15 for considerations when selecting a switching frequency and an adjustment resistor $\left(\mathrm{R}_{\mathrm{F}}\right)$.


Figure 15. Switching Frequency vs. $R_{F}$

## DIMMING FREQUENCY ( $\mathrm{f}_{\mathrm{pwm}}$ ) ADJUSTMENT

The ADD5201 contains an internal oscillator to generate the PWM dimming signal for LED brightness control. The LED dimming frequency ( $\mathrm{f}_{\mathrm{PWM}}$ ) is adjustable in the $\mathrm{f}_{\mathrm{PWM}}$ range of 200 Hz to 10 kHz by using an external resistor ( $\mathrm{R}_{\mathrm{FPWM}}$ ) and an external capacitor ( $\mathrm{C}_{\mathrm{FPWM}}$ ). For all applications, maintain the $\mathrm{R}_{\mathrm{FPWM}}$ range within $13 \mathrm{k} \Omega$ to $110 \mathrm{k} \Omega$, and maintain the $\mathrm{C}_{\text {FPWM }}$ range within 20 pF to 390 pF . To reduce the output ripple, it is strongly recommended to choose an $\mathrm{f}_{\mathrm{PWM}}$ greater than 5 kHz .

Table 8. R RFPM and CFPWM Recommendations

| LED Dimming Frequency (fpwm) | RFPWm (k) | C ${ }_{\text {FPWM }}(\mathrm{pF})$ |
| :---: | :---: | :---: |
| 200 Hz | 110 | 390 |
| 500 Hz | 75 | 200 |
| 1 kHz | 50 | 150 |
| 5 kHz | 18 | 47 |
| 10 kHz | 13 | 20 |

## CURRENT SOURCE

The ADD5201 contains eight current sources to provide accurate current sinking for each LED string. String-to-string tolerance is kept within $\pm 1.5 \%$ at 20 mA . Each LED string current is adjusted by an external resistor in the LED current range of 0 mA to 30 mA .
The ADD5201 contains an LED open/short protection circuit for each channel. If the headroom voltage ( $\mathrm{V}_{\mathrm{HR}}$ ) of each current source rises above 7.3 V during operation, the current source is disabled in the steady state condition. With the same conditions, if the headroom voltage of the current source remains below 200 mV while the boost converter output reaches the OVP level, the ADD5201 recognizes that the current source has an open load fault for the current source, and the current source is disabled.
For all PWM dimming operations, connect the LED strings in numerical order, starting with FB1. Tie any unused current to AGND.

For example, if an application requires four LED strings, connect each LED string using FB1 to FB4. Tie unused FB pins (FB5 to FB8) to AGND.

## Programming the LED Current

As shown in the Figure 2, the ADD5201 has an LED current set pin (ISET). A resistor ( $\mathrm{R}_{\mathrm{SET}}$ ) from this pin to ground adjusts the maximum LED current for $f_{\text {PWM }}$ high in the LED current range of 0 mA to 30 mA (see Figure 16). The maximum LED current level can be set using the following equation:

$$
I_{L E D ~ M A X}=\frac{2831}{R_{S E T}}(\mathrm{~A})
$$



Figure 16. Maximum Current Setting for the LED Strings

## BACKLIGHT BRIGHTNESS CONTROL

The ADD5201 mode of operation is selectable between the SMBus serial input and/or external PWM input. The LED brightness control method follows the method for selecting the mode of operation. For correct operation of the ADD5201, set the SEL1 and SEL2 mode selection pins based on the application conditions (see Table 9).

Table 9. Brightness Control Mode Selection

| Mode Selection Settings |  |  |  |
| :--- | :--- | :--- | :--- |
| SEL1 | SEL2 | Dimming Mode | Interface |
| High | High | Fixed delay PWM | SMBus |
| High | Open | Phase shift PWM | SMBus |
| High | Low | No delay PWM | SMBus |
| Open | High | Fixed delay PWM | PWMI |
| Open | Open | Phase shift PWM | PWMI |
| Open | Low | No delay PWM | PWMI |
| Low | High | DC current | SMBus |
| Low | Open | DC current | PWMI |
| Low | Low | Direct PWM | PWMI |

## PWM DIMMING MODE

The fpwm duty is internally generated by 256 steps through the PWM input duty and/or the SMBus register setting value in the fpwm duty range of $0 \%$ to $100 \%$. Nevertheless, each current source has a minimum on time requirement for the LED current regulation such that the dimming is in the range of $3 \%$ to $100 \%$ when $\mathrm{f}_{\mathrm{Pwm}}$ is 5 kHz and when the boost converter switching frequency is in the range of 1 MHz to 600 kHz . In addition, the brightness controllable range is from $5 \%$ to $100 \%$ when the boost converter switching frequency is in the range of 350 kHz to 600 kHz .
Note that the ADD5201 has immunity when the PWM input duty cycle is converted to 256 steps even when the PWM input has $\pm 0.195 \%$ jitter.

## Fixed Delay PWM

Fixed delay PWM mode is selected when SEL1 = open and SEL2 = high for a PWMI application, or when SEL1 = high and SEL2 = high for an SMBus application. In fixed delay PWM mode, each current source has a fixed time delay from when the current source turns on and off with respect to the preceding current source. The fixed delay time is set by $\mathrm{f}_{\mathrm{Pwm}}$. Each channel delay time is set by the following equation:

$$
t_{D}=\frac{2 \times t_{F P W M}}{256}
$$

where $t_{F P W M}=1 / \mathrm{f}_{\text {PWM }}$, and $f_{P W M}$ is the LED dimming frequency.


Figure 17. Fixed Delay PWM Dimming Timing

## Phase Shift PWM

The phase shift PWM mode is selected when SEL1 = open and SEL2 $=$ open for a PWMI application, or when SEL1 $=$ high and SEL2 $=$ open for an SMBus application. In the phase shift PWM mode, each current source phase delay is programmed by the number of current sources in operation and the $f_{\text {PWM }}$ cycle. Each current source delay time is calculated by the following equation:

$$
t_{D}=\frac{t_{F P W M}}{N}
$$

where:
$N$ is the number of operating current sources.
$t_{\text {FPWM }}$ is the $\mathrm{f}_{\mathrm{PWM}}$ cycle.


Figure 18. Phase Shift PWM Dimming Timing

## No Delay PWM

The no delay PWM mode is selected when SEL1 = open and SEL2 $=$ low for a PWMI application, or when SEL1 $=$ high and SEL2 = low for an SMBus application. In the no delay PWM mode, all operating current sources turn on and off at the same time without any phase delay.


Figure 19. No Delay PWM Dimming Timing

## Direct PWM

The direct PWM mode is selected when SEL1 = low and SEL2 $=$ low. In the direct PWM mode, the PWM input controls the LED dimming logic of the ADD5201. It turns the current sources on and off without any modulation of the PWM input. In addition, each current source has no phase delay in this mode. The LED brightness is changed by the PWM input duty ratio.


## DC CURRENT DIMMING MODE

DC current mode is selected when SEL1 = low and SEL2 $=$ open for a PWMI application, or when SEL1 = low and SEL2 $=$ high for an SMBus application. In the dc current dimming mode, the maximum LED current is set by the value of $\mathrm{R}_{\text {ser }}$. The PWM input or the SMBus can change the LED current in 256 steps between 0 mA and the maximum LED current.


Figure 21. DC Current Dimming

## SAFETY FEATURES

The ADD5201 contains many safety features to provide stable operation: soft start, overvoltage protection, open load protection, short-circuit protection, undervoltage lockout, and thermal protection.

## Soft Start

The ADD5201 contains an internal soft start function to prevent inrush current at startup. The soft start time is typically 1.5 ms .

## Overvoltage Protection (OVP)

The ADD5201 contains OVP circuits to prevent boost converter damage if the output voltage becomes excessive for any reason. To keep a safe output level, the integrated OVP circuit monitors the output voltage. When the OVP pin voltage is reached by the OVP rising threshold, the boost converter stops switching, causing the output voltage to drop. When the OVP pin voltage becomes lower than the OVP falling threshold, the boost converter resumes switching, causing the output to rise. There is about $7.5 \%$ hysteresis between the rising and falling thresholds.
The OVP level can be calculated using the following equation:

$$
V_{O V P}=\frac{1.2 \mathrm{~V}}{R 1} \times(R 1+R 2)
$$



Figure 22. Overvoltage Protection Circuit
In general, the suitable OVP level is 5 V higher than the nominal boost switching regulator output. Large resistors, up to $1 \mathrm{M} \Omega$, can be used for Resistor R2 to minimize power loss. In addition, some applications require C 1 to prevent noise interference at the OVP pin in the range of 10 pF to 30 pF .

## Open Load Protection (OLP)

The ADD5201 contains a dynamic headroom control circuit to minimize power loss at each current source. Therefore, the minimum feedback voltage is the reference for regulating the output voltage of the ADD5201 boost converter. If one or more LED strings is opened during normal operation, the current source headroom voltage ( $\mathrm{V}_{\mathrm{HR}}$ ) is pulled to AGND. In this condition, OLP is active if $\mathrm{V}_{\text {HR }}$ is less than 200 mV until the boost converter output voltage rises to equal the OVP level.

## Short-Circuit Protection (SCP)

The ADD5201 contains a short-circuit protection (SCP) circuit. If several LEDs are shorted in an LED string, a mismatched voltage is developed across the string. When the $V_{\text {HR }}$ is higher than 7.3 V , the SCP circuit is activated and the current source is disabled. This protection starts to monitor each current source after the startup of the boost converter.

## Undervoltage Lockout (UVLO)

A UVLO circuit is included with built-in hysteresis. The ADD5201 turns on when $\mathrm{V}_{\text {IN }}$ rises above 5.0 V and shuts down when V IN falls below 4.6 V .

## Thermal Protection

Thermal overload protection prevents excessive power dissipation from overheating the ADD5201. When the junction temperature ( $\mathrm{T}_{\mathrm{J}}$ ) exceeds $160^{\circ} \mathrm{C}$, a thermal sensor immediately activates the fault protection, which shuts down the device, allowing the IC to cool. The device self starts when the junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ of the die falls below $130^{\circ} \mathrm{C}$.

## SMBus INTERFACE

When in SMBus mode, the ADD5201 can be controlled with an SMBus serial interface. Select the SMBus mode by using the SEL1 and SEL2 mode selection pins.

## Read Byte

As shown in Figure 24, the read byte protocol is four bytes long and starts with the slave address followed by the command code, which translates to the register index. Next, the bus direction turns around with the rebroadcast of the slave address, with Bit 0 indicating a read cycle. The fourth byte contains the data
being returned by the backlight controller. The byte value in the data byte should reflect the value of the register being queried at the command code index. Note the bus directions (shaded in Figure 24); these are used on cycles where the slaved backlight controller drives the data line. The host master drives all of the other cycles.

## Write Byte

The write byte protocol is only three bytes long. The first byte starts with the slave address followed by the command code, which translates to the register index being written. The third byte contains the data byte that must be written into the register selected by the command code. Note the bus directions (shaded in Figure 25); these are used on cycles where the slaved backlight controller drives the data line. The host master drives all of the other cycles.

## Slave Device Address

As shown in Figure 26, the ADD5201 address consists of seven address bits plus one read/write $(\mathrm{R} / \overline{\mathrm{W}})$ bit. If the device is in write mode, the LSB is set to 0 and the slave address byte is $0 \times 58$. If the device is in read mode, the LSB is set to 1 and the slave address byte is $0 \times 59$.


Figure 23. SMBus Interface


Figure 24. Read Byte Protocol


Figure 25. Write Byte Protocol


Figure 26. Slave Address Definition

## SMBus REGISTER DESCRIPTION

The ADD5201 has four registers to control and monitor brightness, fault status, identifications, and operating modes. Those registers are 1-byte wide and accessible via the SMBus read/write byte protocols.

## Brightness Control Register (Address 0x00)

The brightness control register consists of eight bits, BRT7 to BRT0, which are used to control the LED brightness level in 256 steps. An SMBus write byte cycle to this register sets the brightness level when the device is in SMBus mode. In addition, a write byte cycle to this register has no effect when the device is in a mode other than SMBus mode. Note that the operating mode is selected by the device control register (Address 0 x 01 ).
An SMBus read byte cycle to the brightness control register returns the current brightness level, regardless of the value of PWM_SEL. An SMBus setting of 0xFF for this register sets the device to the maximum brightness output, and a setting of $0 \times 00$ sets the device to the minimum brightness output.
This register is both readable and writable for all bits. The default value is 0 xFF .

## Device Control Register (Address 0x01)

This register has three bits. Two bits control the operation mode of the device, and a single bit controls the backlight on/off state. This register is both readable and writable for Bit 0 to Bit 2. Bit 0 , named BL_CTL, is the on/off control for the output LEDs. Bit 1 and Bit 2, named PWM_SEL and PWM_MD, respectively, control the operating mode of the device. When the BL_CRT bit is set to 1 , the device turns on the backlight within 10 ms after the write cycle. When the BL_CRT bit is set to 0 , the device turns off the backlight immediately. The ADD5201 output operating mode is selected by the combination of Bit 1 and Bit 2 (see Table 10).

Table 10. Operating Modes Selected by Device Control Register, Bit 1 and Bit 2

| PWM_MD | PWM_SEL | Mode |
| :--- | :--- | :--- |
| $X^{1}$ | 1 | PWM mode |
| 1 | 0 | SMBus mode |
| 0 | 0 | SMBus mode with DPST |
| $\mathrm{X}=$ do not care. |  |  |

The PWM_MD bit selects the manner in which the PWM input is to be interpreted. When this bit is 0 , the PWM input reflects a percent change in the current brightness (that is, the Intel ${ }^{\text {® }}$ Display Power Saving Technology, or DPST, mode) and should be as follows:

$$
\text { DPST Brightness }=\mathrm{C}_{B T} \times(\mathrm{PWM})
$$

where:
$C_{B T}$ is the current brightness setting from SMBus without influence from the PWM.
$P W M$ is the percent duty cycle.
The PWM signal starts from $100 \%$ when operating in DPST mode.
When PWM_MD is 1 , the PWM input has no effect on the brightness setting, unless the ADD5201 is in PWM mode. In addition, when operating in PWM mode, this bit is a do not care (see Table 10). The PWM_SEL bit determines whether the SMBus or PWM input drives the brightness.
The relationship between these two control bits serves to specify an operating mode for the ADD5201. The defined modes are listed in Table 10. Note that, depending on the settings of some bits, other bits have no effect and are do not cares, shown as X in Table 10.
All reserved bits return to 0 when read, and the bits are ignored when written. This default value of the register is $0 \times 00$.

Table 11. Brightness Control Register (Address 0x00) Bit Map

| Bit 7 (R/W) | Bit $\mathbf{6}$ (R/W) | Bit 5 (R/W) | Bit 4 (R/W) | Bit 3 (R/W) | Bit $\mathbf{2}$ (R/W) | Bit $\mathbf{1}$ (R/W) | Bit $\mathbf{0}$ (R/W) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| BRT7 | BRT6 | BRT5 | BRT4 | BRT3 | BRT2 | BRT1 | BRT0 |

Table 12. Brightness Control Register (Address 0x00) Bit Descriptions

| Bit No. | Bit Name | Description |
| :--- | :--- | :--- |
| $7: 0$ | BRT | 256 steps of brightness levels. |

Table 13. Device Control Register (Address 0x01) Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 (R/W) | Bit 1 (R/W) | Bit 0 (R/W) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | Reserved | Reserved | Reserved | Reserved | PWM_MD | PWM_SEL | BL_CTL |

Table 14. Device Control Register (Address 0x01) Bit Descriptions

| Bit No. | Bit Name | Description |
| :--- | :--- | :--- |
| 2 | PWM_MD | PWM mode select. <br> $1=$ absolute brightness, $0=$ percent change (default). |
| 1 | PWM_SEL | Brightness MUS select. <br> $1=$ PWM pin, $0=$ SMBus value (default). |
| 0 | BL_CTL | Backlight on/off. <br> $1=$ on, $0=$ off (default).. |

## Fault/Status Register (Address 0x02)

This register has six status bits that allow monitoring of the ADD5201 operating state. Bit 0 , named fault, is a logical OR of all fault codes to simplify error detection. In the operation of the ADD5201, Bit 1, named THRM_SHDN, is set to 1 when a thermal shutdown event occurs. Bit 3, named BL_STAT, is the backlight status indicator. This bit is set to 1 whenever the backlight is on and is set to 0 whenever the backlight is off. Bit 4, named 1_CH_SD, is set to 1 when one or more current sources are disabled. In addition, Bit 5, named 2_CH_SD, is set to 1 when two or more current sources are disabled due to an LED open/short event during normal operation. All reserved bits return to 0 when read and ignore the bit value when written. All of the bits in this register are read only. The default value for Register $0 \times 02$ is $0 \times 00$.

## Identification Register (Address 0x03)

The ID register contains two bit fields to denote the manufacturer and silicon revision of the ADD5201. The bit field widths were chosen to allow up to 16 vendors with up to eight silicon revisions each. To ensure that the number of silicon revisions remains low, the revision field should not be updated until the part is sent to the end customer's factory. Therefore, if during the engineering development process three silicon spins were needed before the device was released to the end customer's factory, the next available revision ID would be used for these three spins. The manufacturer ID of Analog Devices, Inc., is 6 ( $\operatorname{Bit}[6: 3]=0110 \mathrm{~b}$ ). In addition, the initial value of REVx is 0 , and subsequent REVx values increment by 1 . This register is read only.

Table 15. Fault/Status Register (Address 0x02) Bit Map

| Bit 7 | Bit 6 | Bit 5 (R) | Bit 4 (R) | Bit 3 (R) | Bit $\mathbf{2}(\mathbf{R})$ | Bit $\mathbf{1}(\mathbf{R})$ | Bit $\mathbf{0}(\mathbf{R})$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | Reserved | 2_CH_SD | 1_CH_SD | BL_STAT | OV_CURR | THRM_SHDN | Fault |

Table 16. Fault/Status Register (Address 0x02) Bit Descriptions

| Bit No. | Bit Name | Description |
| :--- | :--- | :--- |
| $5: 4$ | 2_CH_SD, 1_CH_SD | These bits report the number of faulted strings. <br> $00=$ no faults, $01=$ one string fault, $11=$ two or more strings faulted. |
| 3 | BL_STAT | Backlight status. <br> $1=$ backlight on, $0=$ backlight off. |
| 2 | OV_CURR | Input overcurrent. <br> $1=$ overcurrent condition, $0=$ current okay. |
| 1 | THRM_SHDN | Thermal shutdown. <br> $1=$ thermal fault, $0=$ thermal okay. |
| 0 | Fault | Fault occurred. Logic OR of all the fault conditions. |

Table 17. Identification Register (Address 0x03) Bit Map

| Bit 7 | Bit 6 (R) | Bit 5 (R) | Bit 4 (R) | Bit 3 (R) | Bit 2 (R) | Bit $\mathbf{1}(\mathbf{R})$ | Bit $\mathbf{0}$ (R) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| LED panel <br> $($ Bit 7 $=1)$ | MFG3 | MFG2 | MFG1 | MFG0 | REV2 | REV1 | REV0 |

Table 18. Identification Register (Address 0x03) Bit Descriptions

| Bit No. | Bit Name | Description |
| :--- | :--- | :--- |
| 7 | LED Panel | Display panel using LED backlight, Bit $7=1$. |
| 6:3 | MFG[3:0] | Manufacturer ID. (Analog Devices ID is 6.) |
| 2:0 | REV[2:0] | Silicon revision. (Revision 0 to Revision 7 are allowed for silicon spins.) |

## EXTERNAL COMPONENT SELECTION GUIDE

## Inductor Selection

The inductor is an integral part of the step-up converter. It stores energy during the switch-on time and transfers that energy to the output through the output diode during the switch-off time. An inductor in the range of $4.7 \mu \mathrm{H}$ to $22 \mu \mathrm{H}$ is recommended. In general, lower inductance values result in higher saturation current and lower series resistance for a given physical size. However, lower inductance results in higher peak current, which can lead to reduced efficiency and greater input and/or output ripple and noise. Peak-to-peak inductor ripple current at close to $30 \%$ of the maximum dc input current typically yields an optimal compromise.
For determining the inductor ripple current, the input ( $\mathrm{V}_{\text {IN }}$ ) and output ( $\mathrm{V}_{\text {out }}$ ) voltages determine the switch duty cycle ( D ) by the following equation:

$$
\begin{equation*}
D=\frac{V_{\text {OUT }}-V_{I N}}{V_{\text {OUT }}} \tag{1}
\end{equation*}
$$

Using the duty cycle and switching frequency ( $\mathrm{f}_{\text {sw }}$ ) determines the on time in the following equation:

$$
\begin{equation*}
t_{O N}=\frac{D}{f_{S W}} \tag{2}
\end{equation*}
$$

The inductor ripple current $\left(\Delta \mathrm{I}_{\mathrm{L}}\right)$ in steady state is

$$
\Delta I_{L}=\frac{V_{I N} \times t_{O N}}{L}
$$

Solving for the inductance value ( $L$ ),

$$
L=\frac{V_{I N} \times t_{O N}}{\Delta I_{L}}
$$

Make sure that the peak inductor current (that is, the maximum input current plus half of the inductor ripple current) is less than the rated saturation current of the inductor. In addition, ensure that the maximum rated rms current of the inductor is greater than the maximum dc input current to the regulator.
For duty cycles greater than $50 \%$ that occur with input voltages greater than half the output voltage, slope compensation is required to maintain stability of the current mode regulator. For stable current mode operation, ensure that the selected inductance is equal to or greater than $\mathrm{L}_{\mathrm{MIN}}$ :

$$
L>L_{M I N}=\frac{V_{O U T}-V_{I N}}{2.9 \mathrm{~A} \times f_{S W}}
$$

Inductor manufacturers include Coilcraft, Inc.; Sumida Corporation; and Toko.

## Input and Output Capacitors Selection

The ADD5201 requires input and output bypass capacitors to supply transient currents while maintaining a constant input and output voltage. Use a low effective series resistance (ESR) $10 \mu \mathrm{~F}$ or greater capacitor for the input capacitor to prevent noise at the ADD5201 input. Place the input and output capacitors
between VIN and AGND, as close as possible to the ADD5201. Ceramic capacitors are preferred because of their low ESR characteristics. Alternatively, use a high value, medium ESR capacitor in parallel with a $0.1 \mu \mathrm{~F}$ low ESR capacitor as close as possible to the ADD5201.
The output capacitor maintains the output voltage and supplies current to the load while the ADD5201 switch is on. The value and characteristics of the output capacitor greatly affect the output voltage ripple and stability of the regulator. Use a low ESR output capacitor; ceramic dielectric capacitors are preferred.
For very low ESR capacitors, such as ceramic capacitors, the ripple current due to the capacitance is calculated as follows. Because the capacitor discharges during the on time (ton), the charge removed from the capacitor $\left(\mathrm{Q}_{\mathrm{c}}\right)$ is the load current multiplied by the on time. Therefore, the output voltage ripple ( $\Delta \mathrm{V}_{\text {out }}$ ) is

$$
\Delta V_{\text {OUT }}=\frac{Q_{C}}{C_{\text {OUT }}}=\frac{I_{L} \times t_{O N}}{C_{O U T}}
$$

where:
Cout is the output capacitance.
$I_{L}$ is the average inductor current.
Using the duty cycle and switching frequency ( $\mathrm{f}_{\mathrm{sw}}$ ), users can determine the on time by using Equation 2. The input ( $\mathrm{V}_{\text {IN }}$ ) and output (Vout) voltages determine the switch duty cycle (D) as shown in Equation 1.
Choose the output capacitor based on the following equation:

$$
C_{\text {OUT }} \geq \frac{I_{L} \times\left(V_{\text {OUT }}-V_{\text {IN }}\right)}{f_{\text {SW }} \times V_{\text {OUT }} \times \Delta V_{\text {OUT }}}
$$

Capacitor manufacturers include Murata Manufacturing Co., Ltd.; AVX; Sanyo; and Taiyo Yuden Co., Ltd.

## Diode Selection

The output diode conducts the inductor current to the output capacitor and load while the switch is off. For high efficiency, minimize the forward voltage drop of the diode. Schottky diodes are recommended. However, to maintain efficiency in high voltage, high temperature applications use an ultrafast junction diode to prevent significant reverse leakage current caused by the Schottky diode.
The output diode for a boost regulator must be chosen depending on the output voltage and the output current. The diode must be rated for a reverse voltage equal to or greater than the output voltage used. The average current rating must be greater than the maximum load current expected, and the peak current rating must be greater than the peak inductor current. Using Schottky diodes with lower forward voltage drop decreases power dissipation but increases efficiency. The diode must be rated to handle the average output load current. Many diode manufacturers derate the current capability of the diode as a function of the duty cycle. Verify that the output diode is rated
to handle the average output load current with the minimum duty cycle.
The minimum duty cycle of the ADD5201 is

$$
D_{\text {MIN }}=\frac{V_{\text {OUT }}-V_{\text {IN_MAX }}}{V_{\text {OUT }}}
$$

where $V_{I N-M A X}$ is the maximum input voltage.
For example, $\mathrm{D}_{\text {min }}$ is 0.5 when Vout is 40 V and $\mathrm{V}_{\text {In_max }}$ is 20 V .
Schottky diode manufacturers include ON Semiconductor, Diodes Incorporated, Central Semiconductor Corp., and Sanyo.

## Loop Compensation

Use of external components to compensate for the regulator loop allows optimization of the loop dynamics for a given application.


Figure 27. Compensation Components
Capacitor C2 is chosen to cancel the zero introduced by the output capacitance ESR.

Solving for C2

$$
C 2=\frac{E S R \times C_{\text {OUT }}}{R_{C}}
$$

For low ESR output capacitance, such as with a ceramic capacitor, C 2 is optional. For optimal transient performance, $\mathrm{R}_{\mathrm{C}}$ and $\mathrm{C}_{\mathrm{C}}$ may need adjustment after observing the load transient response of the ADD5201. For most applications, maintain the compensation resistor within a range of $500 \Omega$ to $30 \mathrm{k} \Omega$, and maintain the compensation capacitor within a range of 100 pF to 330 nF .

## LAYOUT GUIDELINES

When designing a high frequency, switching, regulated power supply, layout is very important. Using a good layout can solve many problems associated with these types of supplies. The main problems are loss of regulation at high output current and/or large input-to-output voltage differentials, excessive noise on the output and switch waveforms, and instability. Using the following guidelines can help minimize these problems.
Make all power (high current) traces as short, direct, and thick as possible. It is good practice on a standard printed circuit board (PCB) to make the traces an absolute minimum of 15 mil ( 0.381 mm ) per ampere. Keep the inductor, output capacitors, and output diode as close to each other as possible to reduce the EMI radiated by the power traces that is caused by the high switching currents running through them. This also reduces lead inductance and resistance, which in turn reduce noise spikes, ringing, and resistive losses that produce voltage errors.

Connect the grounds of the IC, input capacitors, output capacitors, and output diode (if applicable) close together and directly to a ground plane. It is also best practice to have a ground plane on both sides of the PCB. This reduces noise by reducing groundloop errors and by absorbing more of the EMI radiated by the inductor.

For multilayer boards of more than two layers, use a ground plane to separate the power plane (power traces and components) and the signal plane (feedback, compensation, and components) for improved performance. On multilayer boards, the use of vias is required to connect traces and different planes. If a trace needs to conduct a significant amount of current from one plane to the other, it is good practice to use one standard via per 200 mA of current. Arrange the components so that the switching current loops curl in the same direction.
Switching regulators have two operating power states: one state when the switch is on and one when the switch is off. During each state, there is a current loop made by the power components that are actively conducting. Place the power components so that the current loop is conducting in the same direction during each of the two states. This prevents magnetic field reversal caused by the traces between the two half cycles and reduces radiated EMI.

## Layout Procedure

To achieve high efficiency, good regulation, and stability, a good PCB layout is required.
Use the following general guidelines when designing PCBs:

- Place $\mathrm{C}_{\text {IN }}$ close to the VIN and AGND leads of the ADD5201.
- Ensure that the high current path from $\mathrm{C}_{\text {IN }}$ (through L1) to the SW and PGND leads is as short as possible.
- Ensure that the high current path from $\mathrm{C}_{\text {IN }}$ (through L1), D1, and Cout is as short as possible.
- Make high current traces as short and wide as possible.
- Keep nodes that are connected to SW away from sensitive traces, such as COMP, to prevent coupling of the traces. If such traces need to be run near each other, place a ground trace between the two as a shield.
- Place the compensation components as close as possible to the COMP pin.
- Place the LED current setting resistors as close as possible to each pin to prevent noise pickup.
- Avoid routing noise sensitive traces near high current traces and components.
- Use a thermal pad size of the same dimensions as the exposed paddle on the bottom of the package.


## Heat Sinking

When using a surface-mount power IC or external power switches, the PCB can often be used as the heat sink. This is achieved by simply using the copper area of the PCB to transfer heat from the device; maximizing this area optimizes thermal performance.

## TYPICAL APPLICATION CIRCUITS



Figure 28. Typical Application Circuits for SMBus Interface with Phase Shift PWM Dimming Mode


Figure 29. Typical Application Circuits for PWMI Interface with Phase Shift PWM Dimming Mode

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-WGGE.
Figure 30. 28-Lead Lead Frame Chip Scale Package [LFCSP_WQ] $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ Body, Very Very Thin Quad (CP-28-5)
Dimensions shown in millimeters

ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADD5201BCPZ-RL | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Lead LFCSP_WQ | CP-28-5 |

[^1]
[^0]:    ${ }^{1}$ Guaranteed by design.
    ${ }^{2}$ Test at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.

[^1]:    ${ }^{1} Z=$ RoHS Compliant Part.

