XR10910

## 16:1 Sensor Interface AFE

## General Description

The XR10910 is a unique sensor interface integrated circuit with an on-board 16:1 multiplexer, offset correction DAC, instrumentation amplifier and voltage reference. The XR10910 is designed to integrate multiple bridge sensors with a microcontroller (MCU) or field-programmable gate array (FPGA).
The integrated offset correction DAC provides digital calibration of the variable and in many cases substantial offset voltage generated by the bridge sensors. The DAC is controlled by an I2C compatible 2 wire serial interface. The serial interface also provides the user with easy controls to the XR10910's many functions such as input and gain selection.

An integrated LDO provides a regulated voltage to power the input bridge sensors and is selectable, between 3 V and 2.65 V , via the serial interface for lower voltage compatibility. The LDO current can be sensed and a proportional voltage present at the output of the IC for monitoring the LDO current.

The XR10910 offers 8 fixed gain settings (from $2 \mathrm{~V} / \mathrm{V}$ to $760 \mathrm{~V} / \mathrm{V}$ ), each with an error of only $\pm 0.5 \%$, that are selectable via the I2C interface. It also offers less than 1 mV maximum input offset voltage, 100pA maximum input bias current, and 100pA maximum input offset current.
The XR10910 is designed to operate from 2.7 V to 5 V supplies and is specified over the industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. It is offered in a space saving $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ QFN-40 package. It consumes less than $556 \mu \mathrm{~A}$ maximum supply current and offers a sleep mode for added power savings.

The low power, low input bias current and integrated features make the XR10910 well suited for both industrial and consumer applications using bridge sensors.

## FEATURES

- Integrated features for interfacing multiple bridge sensors with an MCU or FPGA:
- 16:1 differential mux with $I^{2} C$ interface
- Instrumentation amplifier
- LDO
- Offset correction DAC with $I^{2} \mathrm{C}$ interface $( \pm 560 \mathrm{mV}$ offset correction range - RTI)
- Eight selectable voltage gains from $2 \mathrm{~V} / \mathrm{V}$ to $760 \mathrm{~V} / \mathrm{V}$ with only $\pm 0.5 \%$ gain error
- 1 mV maximum input offset voltage
- 100pA maximum input bias current
- $556 \mu \mathrm{~A}$ maximum supply current
- 2.7 V to 5 V analog supply voltage range
- 1.8 V to 5 V digital supply voltage range
- $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range
- $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ QFN-40 package


## APPLICATIONS

- Bridge sensor interface
- Pressure \& temperature sensors
- Strain gauge amplifier
- Industrial process controls
- Weigh scales

Ordering Information - back page

## Typical Application



Figure 1. Typical Application


Figure 2. 0.1 Hz to 10 Hz RTI Voltage Noise
Absolute Maximum Ratings
Stresses beyond the limits listed below may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

| Analog Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ). | OV to 5.5 V |
| :---: | :---: |
| Digital Supply Voltage ( $\mathrm{V}_{\mathrm{DD}}$ ) | OV to 5.5 V |
| Digital Input/Output (VDDIO). | OV to 5.5 V |
| $\mathrm{V}_{\mathrm{IN}}$ | .... 0 to $\mathrm{V}_{\text {cc }}$ |
| Differential Input Voltage (curr | $\ldots . . . . . . V_{\text {cc }}$ |
| ESD Rating (HBM - Human B | 4kV |

## Operating Conditions

Analog Supply Voltage Range ..................................2.7V to 5.25V
Digital Supply Voltage Range .................................... 1.7 V to 5.25 V
Operating Temperature Range ................................. $40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Junction Temperature ............................................................ $150^{\circ} \mathrm{C}$
Storage Temperature Range................................... $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10s) ...................................... $260^{\circ} \mathrm{C}$
Package thermal resistance $\theta_{\mathrm{JA}}$......................................... $32^{\circ} \mathrm{C} / \mathrm{W}$
note:

1. JEDEC standard, multi-layer test boards, still air.

## Electrical Characteristics

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=1.8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ to $1.5 \mathrm{~V} ; \mathrm{G}=760$; unless otherwise noted.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC Performance |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IO}}$ | Input offset voltage | Input referred | -1 | $\pm 0.02$ | 1 | mV |
| dVıo | Input offset voltage average drift |  |  | 3 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input bias current |  | -100 | 15 | 100 | pA |
| los | Input offset current |  | -100 | 1 | 100 | pA |
| PSRR | Power supply rejection ratio | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 5 V | 60 | 91 |  | dB |
| Gain | Gain = 2 | Nominal; refer to Gain Register Table (pg. 10) |  | 2.0 |  | V/V |
|  | Gain $=20$ |  |  | 20.0 |  | V/V |
|  | Gain $=40$ |  |  | 40.0 |  | V/V |
|  | Gain $=80$ |  |  | 80.0 |  | V/V |
|  | Gain $=150$ |  |  | 150.0 |  | V/V |
|  | Gain $=300$ |  |  | 299.9 |  | V/V |
|  | Gain $=600$ |  |  | 599.6 |  | V/V |
|  | Gain $=760$ |  |  | 759.4 |  | V/V |
| $\mathrm{G}_{\mathrm{E}}$ | Gain error |  | -0.5 |  | 0.5 | \% |
|  | Gain error vs temperature |  |  | $\pm 10$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Isvcc | $\mathrm{V}_{\mathrm{CC}}$ supply current | No load to output; no load to LDO |  | 435 | 530 | $\mu \mathrm{A}$ |
| IsvcCD | Disable $\mathrm{V}_{\text {CC }}$ supply current | No load to output; no load to LDO |  | 48 | 59 | $\mu \mathrm{A}$ |
| ISvDD | $\mathrm{V}_{\mathrm{DD}}$ supply current | No load to output; no load to LDO; ${ }^{2} \mathrm{C}$ running |  | 22 | 26 | $\mu \mathrm{A}$ |
| Istotal | Total supply current | No load to output; no load to LDO |  | 457 | 556 | $\mu \mathrm{A}$ |
| Isdtotal | Total disable supply current | No load to output; no load to LDO; LDO DIS |  | 45 |  | $\mu \mathrm{A}$ |
|  |  | No load to output; no load to LDO; LDO EN |  | 70 | 85 | $\mu \mathrm{A}$ |
| Input Characteristics |  |  |  |  |  |  |
|  | Input impedance |  |  | $10^{13} \mid 11.2$ |  | $\Omega \\| \mathrm{pF}$ |
| CMIR | Common mode input range |  | 0.5 | $\begin{gathered} 0.23 \text { to } \\ 3.06 \end{gathered}$ | 2.5 | V |
| CMRR | Common mode rejection ratio | Input referred. $\mathrm{V}_{\mathrm{CM}}=0.5$ to 2.0 V | 75 | 88 |  | dB |
| Output Characteristics |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OUT }}$ | Output voltage swing | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ to 1.5 V | 0.1 | $\begin{gathered} 0.04 \text { to } \\ 3.29 \end{gathered}$ | 3.1 | V |
| $\mathrm{V}_{\mathrm{OO}}$ | Output offset | Offset DAC 0000000 0000; G = 2 | 1.4 | 1.5 | 1.6 | V |
| Offset DAC |  |  |  |  |  |  |
|  | Offset DAC range | RTI (referred to input) | $\pm 560$ |  |  | mV |
|  | Offset monotonicity |  | 8 | 10 |  | Bits |
| LDO |  |  |  |  |  |  |
|  | Output voltage | 1.5k load, LDO bit LOW | -6\% | 3 | +6\% | V |
|  |  | 1.5 k load, LDO bit HIGH | -6\% | 2.65 | +6\% | V |
|  | Dropout voltage | $\mathrm{V}_{\mathrm{CC}}=2.8 \mathrm{~V}, \mathrm{LDO}=2.65 \mathrm{~V}, \mathrm{I}$ LOAD $=10 \mathrm{~mA}$ |  |  | 150 | mV |
|  | Output current |  | 10 | 25 |  | mA |
|  | Power supply rejection ratio | Output referred, $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to $5 \mathrm{~V}, \mathrm{LDO}=2.65 \mathrm{~V}$ | 45 | 63 |  | dB |
|  |  | Output referred, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ to 5 V , LDO $=3 \mathrm{~V}$ | 45 | 63 |  | dB |
|  | Output current sense transimpedance slope | Output voltage relative to $1.5 \mathrm{~V} / \mathrm{LDO}$ current, $G=2$ | 0.08 | 0.1 | 0.12 | V/mA |
|  | Output current sense range clip | $\mathrm{G}=2$ |  | 18.8 |  | mA |

## Electrical Characteristics (Continued)

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=1.8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ to $1.5 \mathrm{~V} ; \mathrm{G}=760$; unless otherwise noted.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dynamic Performance |  |  |  |  |  |  |
| BW | -3dB bandwidth | $\mathrm{G}=760$ |  | 66 |  | kHz |
|  |  | $\mathrm{G}=2$ |  | 1300 |  | kHz |
| SR | Slew rate | $\mathrm{V}_{\text {OUT }}=1 \mathrm{~V}_{\text {pp }}$; Gain = 2 |  | 1 |  | V/us |
| $\mathrm{e}_{\mathrm{ni}}$ | Input voltage noise - RTI | $\mathrm{f}=10 \mathrm{~Hz}$ |  | 75 |  | $\mathrm{nV} / \mathrm{JHz}$ |
|  |  | $\mathrm{f}=100 \mathrm{~Hz}$ |  | 46 |  | nV/JHz |
|  |  | $\mathrm{f}=1 \mathrm{kHz}$ |  | 35 |  | nV/JHz |
| $\mathrm{i}_{\mathrm{n}}$ | Input current noise | $\mathrm{f}=10 \mathrm{~Hz}$ |  | 0.6 |  | fA/JHz |
| $\mathrm{e}_{\text {npp }}$ | Peak-to-peak noise | $\mathrm{f}=0.1$ to 10 Hz |  | 2 |  | $\mu \mathrm{V}_{\mathrm{pp}}$ |
| XTALK | Crosstalk | Channel-to-channel, $f=1 \mathrm{kHz}$ |  | 90 |  | dB |
| TS | Set-up time, 1\% settling | Analog ready after serial register finished write |  | 3.5 |  | $\mu \mathrm{s}$ |
| T WAKE | Wake up time, $1 \%$ settling | Wake from ACK of SLEEP_OUT command |  | 9.6 |  | $\mu \mathrm{s}$ |

## Digital Characteristics (CMOS)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic Input HIGH |  | $0.7 \times \mathrm{V}_{\mathrm{DD}}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Logic Input LOW |  | 0 |  | $0.3 \times \mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input Leakage HIGH | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{S}}$ |  |  | 10 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Leakage LOW | $\mathrm{V}_{\mathrm{I}}=0$ | -10 |  |  | $\mu \mathrm{~A}$ |
| CLK $_{\mathrm{F}}$ | Clock Rate |  |  |  | 0.4 | MHz |

## $I^{2} \mathrm{C}$ Bus Timing

$\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8-5 \mathrm{~V}$; unless otherwise noted.

| Symbol | Parameter | Standard Mode $I^{2}$ C-BUS |  | Fast Mode ${ }^{12} \mathrm{C}$-BUS |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| $\mathrm{f}_{\text {SCL }}$ | Operating frequency | 0 | 100 | 0 | 400 | kHz |
| TBUF | Bus free time between STOP and START | 4.7 |  | 1.3 |  | $\mu \mathrm{s}$ |
| THD;STA | START condition hold time | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |
| T Su; ${ }^{\text {dTA }}$ | START condition setup time | 4.7 |  | 0.6 |  | $\mu \mathrm{s}$ |
| THD;DAT | Data hold time | 0 |  | 0 |  | $\mu \mathrm{s}$ |
| TVd;ACK | Data valid acknowledge |  | 0.6 |  | 0.6 | $\mu \mathrm{s}$ |
| TVd;DAT | SCL LOW to data out valid |  | 0.6 |  | 0.6 | ns |
| TSU;DAT | Data setup time | 250 |  | 150 |  | ns |
| T Low | Clock LOW period | 4.7 |  | 1.3 |  | $\mu \mathrm{s}$ |
| THIGH | Clock HIGH period | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\mathrm{F}}$ | Clock/data fall time |  | 300 |  | 300 | ns |
| $\mathrm{T}_{\mathrm{R}}$ | Clock/data rise time |  | 1000 |  | 300 | ns |
| $\mathrm{T}_{\text {SP }}$ | Pulse width of spikes tolerance | 0.5 |  | 0.5 |  | $\mu \mathrm{s}$ |

## Electrical Characteristics (Continued)



| Bit 0 | Acknowledge | STOP <br> condition <br> LSB |  |
| :---: | :---: | :---: | :---: |
| (R/W) | $(\mathrm{A})$ | $(P)$ |  |



Figure 3: $I^{2} \mathrm{C}$ Bus Timing Diagram

## Register Information

Table 1. Register List

| Reg No. |  | Name | Function | $\begin{aligned} & \mathrm{R} / \\ & \mathrm{W} / \\ & \mathrm{C} \end{aligned}$ | Byte of Parameter | Parameter | Default Code | Power-up Condition | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hex | Dec |  |  |  |  |  |  |  |  |
| 0x00 | 0 | NOP | No operation | C | 0 |  | N/A |  | Does not execute a function. NOP is used to test successful $I^{2} \mathrm{C}$ communication |
| Reset |  |  |  |  |  |  |  |  |  |
| 0x01 | 1 | SW_RESET | Software reset | C | 0 |  | N/A |  | Resets all registers to default values |
| Read ID |  |  |  |  |  |  |  |  |  |
| 0x02 | 2 | DEVICE_ID | Read Device ID | R | 2 | [15:0]: report "0910" in BCD | 0x0910 |  | Instructs the XR10910 to report its device ID "0910" in binary form (0000 100100010000 ) |
| 0x03 | 3 | VERSION_ID | Read HW \& SW version numbers | R | 2 | [15:12]: reserved [11:8]: Hardware version \# [7:0]: Software version \# | N/A |  | Initial H/W version number is ' 0 '; Initial S/W version number is ' 01 ', |
| Sleep in/out |  |  |  |  |  |  |  |  |  |
| 0x04 | 4 | $\begin{aligned} & \text { SLEEP_OUT } \\ & \text { _ REG } \end{aligned}$ | Normal operating mode, system active | C | 0 |  | N/A | Active | Puts the XR10190 into active mode. (wake up) |
| 0x05 | 5 | SLEEP_IN_ REG | Sleep Mode | C | 0 |  | N/A | Active | Puts the analog portion of the XR10910 into sleep mode. <br> During sleep mode, the only $I^{2} \mathrm{C}$ command that can be received/processed is the SLEEP_OUT command (0x04). All other register addresses will be ignored. |
| Basic Config |  |  |  |  |  |  |  |  |  |
| 0x06 | 6 | Gain | Gain select | R/W | 1 | [2:0]: Gain select | 0x00 | $\begin{gathered} \text { Gain } \\ =2 \end{gathered}$ | Eight gain settings are selectable (from 2V/V to $760 \mathrm{~V} / \mathrm{V}$ ), refer to the Gain Register Table for more information. |
| 0x07 | 7 | LDO | LDO Settings | R/W | 1 | [0]:LDO 3V, 2.65V <br> [1]:LDO disable | 0x00 | $\begin{aligned} & \text { LDO } \\ & =3 \mathrm{~V} \end{aligned}$ | Bit 0 controls the LDO voltage ( $0: 3 \mathrm{~V}$; 1: 2.65 V ). <br> Bit 1 (Sleep Mode only). Bit 1 controls whether the LDO shuts down or stays on during Sleep Mode. (0: Enable; 1: Disable). When the XR10910 is active, the LDO is always on. |
| 0x08 | 8 | LDO Current <br> Sense Select | LDO Current Sense | C | 0 |  | N/A | Off | When on, the LDO current is sensed and a proportional voltage is present at the output of the XR10910. <br> Current Sense Mode remains active until an input select command is received by the XR10910. |


| Reg No. |  | Name | Function | $\begin{aligned} & \mathrm{R} / \\ & \mathrm{W} / \\ & \mathrm{C} \end{aligned}$ | Byte of Parameter | Parameter | Default Code | Power-up Condition | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hex | Dec |  |  |  |  |  |  |  |  |
| Channel Switch (Input Mux Select) |  |  |  |  |  |  |  |  |  |
| 0x10 | 16 | Select Input_1 | Select Channel 1 | C | 0 |  | N/A | Channe 1 is selected | Select +IN1, -IN1; Channel 1 |
| 0x11 | 17 | Select Input_2 | Select Channel 2 | C | 0 |  |  |  | Select +IN2, -IN2; Channel 2 |
| 0x12 | 18 | Select Input_3 | Select Channel 3 | C | 0 |  |  |  | Select +IN3, -IN3; Channel 3 |
| 0x13 | 19 | Select Input_4 | Select Channel 4 | C | 0 |  |  |  | Select +IN4, -IN4; Channel 4 |
| 0x14 | 20 | Select Input_5 | Select Channel 5 | C | 0 |  |  |  | Select +IN5, -IN5; Channel 5 |
| 0x15 | 21 | Select Input_6 | Select Channel 6 | C | 0 |  |  |  | Select +IN6, -IN6; Channel 6 |
| 0x16 | 22 | Select_ Input_7 | Select Channel 7 | C | 0 |  |  |  | Select +IN7, -IN7; Channel 7 |
| 0x17 | 23 | Select Input_8 | Select Channel 8 | C | 0 |  |  |  | Select +IN8, -IN8; Channel 8 |
| 0x18 | 24 | Select Input_9 | Select Channel 9 | C | 0 |  |  |  | Select +IN9, -IN9; Channel 9 |
| 0x19 | 25 | Select Input_10 | Select Channel 10 | C | 0 |  |  |  | Select +IN10, -IN10; Channel 10 |
| 0x1A | 26 | Select_ Input_11 | Select Channel 11 | C | 0 |  |  |  | Select +IN11, -IN11; Channel 11 |
| 0x1B | 27 | Select_ Input_12 | Select Channel 12 | C | 0 |  |  |  | Select +IN12, -IN12; Channel 12 |
| 0x1C | 28 | Select Input_13 | Select Channel 13 | C | 0 |  |  |  | Select +IN13, -IN13; Channel 13 |
| 0x1D | 29 | Select_ Input_14 | Select Channel 14 | C | 0 |  |  |  | Select +IN14, -IN14; Channel 14 |
| 0x1E | 30 | Select_ Input_15 | Select Channel 15 | C | 0 |  |  |  | Select +IN15, -IN15; Channel 15 |
| 0x1F | 31 | Select Input_16 | Select Channel 16 | C | 0 |  |  |  | Select +IN16, -IN16; Channel 16 |


| Reg No. |  | Name | Function | $\begin{aligned} & \mathrm{R} / \\ & \mathrm{W} / \\ & \mathrm{C} \end{aligned}$ | Byte of Parameter | Parameter | Default Code | Power-up Condition | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hex | Dec |  |  |  |  |  |  |  |  |
| Offset DAC Config |  |  |  |  |  |  |  |  |  |
| 0x20 | 32 | DAC1 | Configures DAC offset applied to Channel 1 | R/W | 2 | [10]: DAC Sign <br> [9:0]: DAC Range | 0x00 | OmV offset | Bit 10 controls the sign of the DAC offset voltage. Bits 9 thru 0 control the value of the DAC offset voltage. <br> [10]: DAC Sign $0=$ positive; $1=$ negative |
| 0x21 | 33 | DAC2 | Configures DAC offset applied to Channel 2 | R/W | 2 |  |  |  |  |
| 0x22 | 34 | DAC3 | Configures DAC offset applied to Channel 3 | R/W | 2 |  |  |  |  |
| 0x23 | 35 | DAC4 | Configures DAC offset applied to Channel 4 | R/W | 2 |  |  |  |  |
| 0x24 | 36 | DAC5 | Configures DAC offset applied to Channel 5 | R/W | 2 |  |  |  |  |
| 0x25 | 37 | DAC6 | Configures DAC offset applied to Channel 6 | R/W | 2 |  |  |  |  |
| 0x26 | 38 | DAC7 | Configures DAC offset applied to Channel 7 | R/W | 2 |  |  |  |  |
| 0x27 | 39 | DAC8 | Configures DAC offset applied to Channel 8 | R/W | 2 |  |  |  |  |
| 0x28 | 40 | DAC9 | Configures DAC offset applied to Channel 9 | R/W | 2 |  |  |  |  |
| 0x29 | 41 | DAC10 | Configures DAC offset applied to Channel 10 | R/W | 2 |  |  |  |  |
| 0x2A | 42 | DAC11 | Configures DAC offset applied to Channel 11 | R/W | 2 |  |  |  |  |
| 0x2B | 43 | DAC12 | Configures DAC offset applied to Channel 12 | R/W | 2 |  |  |  |  |
| 0x2C | 44 | DAC13 | Configures DAC offset applied to Channel 13 | R/W | 2 |  |  |  |  |
| 0x2D | 45 | DAC14 | Configures DAC offset applied to Channel 14 | R/W | 2 |  |  |  |  |
| 0x2E | 46 | DAC15 | Configures DAC offset applied to Channel 15 | R/W | 2 |  |  |  |  |
| 0x2F | 47 | DAC16 | Configures DAC offset applied to Channel 16 | R/W | 2 |  |  |  |  |

## NOTE:

Register Numbers not listed above have no function.

Table 2. DAC Registers

| Hex |
| :---: |
| $0 \times 3 F F$ |
| $0 \times 000$ |
| $0 \times 7 \mathrm{FF}$ |
| $0 \times 400$ |


| D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Offset \% of FS Input | Voltage RTI |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 50 | +560mV |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | -50 | -560mV |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| DAC <br> Sign | 10-bit DAC Range |  |  |  |  |  |  |  |  |  |  |  |

Table 3: Gain Registers

| Hex |
| :---: |
| $0 \times 00$ |
| $0 \times 01$ |
| $0 \times 02$ |
| $0 \times 03$ |
| $0 \times 04$ |
| $0 \times 05$ |
| $0 \times 06$ |
| $0 \times 07$ |


| D2 | D1 | D0 | Gain |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 2 |
| 0 | 0 | 1 | 20 |
| 0 | 1 | 0 | 40 |
| 0 | 1 | 1 | 80 |
| 1 | 0 | 0 | 150 |
| 1 | 0 | 1 | 300 |
| 1 | 1 | 0 | 600 |
| 1 | 1 | 1 | 760 |

## Pin Configuration

NOTE:
MaxLinear recommends grounding the exposed pad.


## Pin Functions

| Pin No. | Pin Name | Description |
| :---: | :---: | :---: |
| 1 | IN1+ | Positive Input 1 |
| 2 | IN1- | Negative Input 1 |
| 3 | IN2+ | Positive Input 2 |
| 4 | IN2- | Negative Input 2 |
| 5 | IN3+ | Positive Input 3 |
| 6 | IN3- | Negative Input 3 |
| 7 | IN4+ | Positive Input 4 |
| 8 | IN4- | Negative Input 4 |
| 9 | IN5+ | Positive Input 5 |
| 10 | IN5- | Negative Input 5 |
| 11 | IN6+ | Positive Input 6 |
| 12 | IN6- | Negative Input 6 |
| 13 | IN7+ | Positive Input 7 |
| 14 | IN7- | Negative Input 7 |
| 15 | IN8+ | Positive Input 8 |
| 16 | IN8- | Negative Input 8 |
| 17 | IN9+ | Positive Input 9 |
| 18 | IN9- | Negative Input 9 |
| 19 | IN10+ | Positive Input 10 |
| 20 | IN10- | Negative Input 10 |


| Pin No. | Pin Name | Description |
| :---: | :---: | :---: |
| 21 | IN11+ | Positive Input 11 |
| 22 | IN11- | Negative Input 11 |
| 23 | IN12+ | Positive Input 12 |
| 24 | IN12- | Negative Input 12 |
| 25 | IN13+ | Positive Input 13 |
| 26 | IN13- | Negative Input 13 |
| 27 | IN14+ | Positive Input 14 |
| 28 | IN14- | Negative Input 14 |
| 29 | IN15+ | Positive Input 15 |
| 30 | IN15- | Negative Input 15 |
| 31 | IN16+ | Positive Input 16 |
| 32 | IN16- | Negative Input 16 |
| 33 | BRDG | BRDG Power Connection ( LDO output ) |
| 34 | AGND | Analog Ground |
| 35 | OUT | Output |
| 36 | VCC | Analog Supply |
| 37 | DGND | Digital Ground |
| 38 | SCL | Serial Clock Input |
| 39 | SDA | Serial Data Input/Output |
| 40 | VDD | Digital Supply |

## Typical Performance Characteristics

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=1.8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ to $1.5 \mathrm{~V} ; \mathrm{G}=760$; unless otherwise noted.


Figure 4. Small Signal Pulse Response at $G=2$


Figure 6. Small Signal Pulse Response at $G=300$


Figure 8. Frequency Response at $\mathrm{G}=2$


Figure 5. Large Signal Pulse Response at $G=2$


Figure 7. Large Signal Pulse Response at $G=300$


Figure 9. Frequency Response at $\mathrm{G}=300$

## Typical Performance Characteristics

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=1.8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ to $1.5 \mathrm{~V} ; \mathrm{G}=760$; unless otherwise noted.


Figure 10. LDO Current vs. Output Voltage


Figure 12. Output Offset Voltage vs. Output Current


Figure 14. Input Voltage Noise vs. Frequency


Figure 11. LDO Output Current


Figure 13. Output Offset vs. Input Common Mode Voltage


Figure 15. 0.1 Hz to 10 Hz RTI Voltage Noise

## Typical Performance Characteristics

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=1.8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ to $1.5 \mathrm{~V} ; \mathrm{G}=760$; unless otherwise noted.


Figure 16. Sleep to Wake Time (DUT Output)


Figure 18. LDO Enable to Disable Time


Figure 17. Set-up Time - from $G=2$ to $G=300$ (DUT Output)


Figure 19. LDO Disable to Enable Time

## Functional Block Diagram



Figure 20: Functional Block Diagram

## Application Information

The XR10910 sensor interface includes a 16:1 differential multiplexor (mux), a programmable gain instrumentation amplifier, a 10 -bit offset correction DAC and an LDO. An $I^{2} \mathrm{C}$ interface controls the many functions and features of the XR10910. The XR10910 is designed to integrate multiple bridge sensors with an ADC/MCU or FPGA.

Each bridge sensor connected to the XR10910 has its own inherent offset that if not calibrated out can decrease sensitivity and overall performance of the sensor system. The on-board DAC introduces an offset into the instrumentation amplifier to calibrate the offset voltage generated by the sensors. An independent offset can be set for each of the 16 channels. Only the offset voltage of the active channel is applied to the PGA.
The programmable gain instrumentation amplifier offers 8 selectable gains from $2 \mathrm{~V} / \mathrm{V}$ to $760 \mathrm{~V} / \mathrm{V}$ to amplify the signal such that it falls within the input range of the ADC.

An integrated LDO provides a regulated voltage to power the input bridge sensors and is selectable, between 3 V and 2.65 V . The LDO can be set to turn off when the XR10910 is in Sleep Mode to save power.

The XR10910 also provides the ability to monitor the LDO current. When the XR10910 is in Current Sense Mode, an internal 2:1 mux allows a voltage proportional to the LDO current to be present at the output. Once all channels have been calibrated, the LDO current can be used to indirectly monitor any voltage or resistive changes seen by the inputs.
The XR10910 also includes an internal 1.5 V reference that is used by the internal LDO circuitry and used to set the reference voltage for the programmable gain instrumentation amplifier.
During sleep mode, the analog components of the XR10910 are powered down for added power savings.
The XR10910 offers many functions, each controlled by the $I^{2} \mathrm{C}$ compatible serial interface:

- Input Selection
- Gain Selection
- Offset Correction
- LDO Enable / Select
- Current Sense Mode
- Sleep Mode (Analog Power Down)


## Application Information (Continued)

## Power Up

After initial system power up, the $I^{2} C$ master must provide one SCL clock pulse prior to the first ${ }^{2} \mathrm{C}$ access (first start condition). The first access to the XR10910 must be a RESET command.

SDA


SCL


Figure 21: ${ }^{2} \mathrm{C}$ Power Up

## $1^{2} C$ Bus Interface

The $I^{2} \mathrm{C}$-bus interface consists of two lines: serial data (SDA) and serial clock (SCL). The XR10910 works as a slave and supports both standard mode transfer rates ( 100 kbps ) and fast mode transfer rates ( 400 kbps ) as defined in the $I^{2} \mathrm{C}$ Bus specification. The $I^{2} \mathrm{C}$-bus interface follows all standard $I^{2} C$ protocols. Some information is provided below, for additional information, refer to the $I^{2} \mathrm{C}$-bus specifications.


Figure 22: $I^{2} \mathrm{C}$ Start and Stop Conditions

The basic $I^{2} \mathrm{C}$ access cycle for the XR10910 consists of:

- A start condition
- A slave address cycle
- Zero, one, or two data cycles - depending on the XR10910 register accessed
- A stop condition


## Start Condition

The master initiates data transfer by generating a start condition. The start condition is when a high-to-low transition occurs on the SDA line while SCL is high, as shown in Figure 22.

## Slave Address Cycle

After the start condition, the first byte sent by the master is the 7-bit address and the read/write direction bit R/W on the SDA line. If the address matches the XR10910's internal fixed address, the XR10910 will respond with an acknowledge by pulling the SDA line low for one clock cycle while SCL is high.

## Data Cycle

After the master detects this acknowledge, the next byte transmitted by the master is the sub-address. This 8 -bit sub-address contains the address of the register to access. The XR10910 Register List is shown in Table 1. Depending on the register accessed, there will be up to two additional data bytes transmitted by the master. Refer to the "Byte of Parameter" column in the Register Table. The XR10910 will respond to each write with an acknowledge.

## Stop Condition

To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low to high while the SCL line is high, as shown in Figure 22.

Figures 23 and 24 illustrate a write and a read cycle. For complete details, see the $I^{2} \mathrm{C}$-bus specifications.

| $S$ | SLAVE <br> ADDRESS | W | A | REGISTER <br> ADDRESS | A | nDATA | A | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

NOTES:
White Block = host to XR10910, Red Block = XR10910 to host
Figure 23: Master Writes to Slave (XR10910)

| $S$ | SLAVE <br> ADDRESS | W | A | REGISTER <br> ADDRESS | A | SLAVE <br> ADDRESS | R | A | nDATA | A | LAST <br> DATA |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

NOTES:
White Block = host to XR10910, Red Block = XR10910 to host
Figure 24: Master Reads from Slave (XR10910)

## $I^{2} \mathrm{C}$ Bus Addressing

The XR10910 uses a 7-bit address space. For the standard XR10910, the default address is $0 \times 67$ (110 0111).

Table 4: XR10910 I ${ }^{2} \mathrm{C}$ Address Map

| R $^{2}$ C Address | Orderable Part Number |
| :---: | :---: |
| $0 \times 67$ | XR10910IL40TR-F |

A read or write transaction is determined by bit-0 of the slave address, (shown as an " $x$ " in Table 4 above). If bit-0 is ' 0 ', then it is a write transaction. If bit- 0 is ' 1 ', then it is a read transaction.
An I2C sub-address is sent by the I2C master following the slave address. The sub-address contains the XR10910 register address being accessed. Table 1 illustrates the available XR10910 register addresses.

After the last read or write transaction, the I2C-bus master will set the SCL signal back to its idle state (HIGH).

## Application Information (Continued)

## Inputs and Input Selection

The XR10910 includes 16 differential inputs and a 16:1 differential mux that is controlled by an $I^{2} \mathrm{C}$ compatible 2 wire serial interface. The XR10910 is designed to accept 16 differential inputs.

- If fewer than 16 differential inputs are required, tie the unused inputs to GND.
- If single ended inputs are required, tie the unused inputs to 1.5 V .

The input common mode range of the XR10910 is typically 0.6 V to 2.4 V when running from a 3.3V supply. The XR10910 offers a very wide gain range. In most cases, the output voltage swing will be the limiting factor.

When the XR10910 is powered-up, the default input selected is Channel 1.

Inputs are selected via ${ }^{2} \mathrm{C}$ using one of 16 register addresses $0 \times 10$ thru 0x1F. Refer to the Register List in Table 1.

Example: The example below illustrates how to select Channel 5.





## Gain Selection

The XR10910 offers 8 selectable fixed gains ranging from $2 \mathrm{~V} / \mathrm{V}$ to $760 \mathrm{~V} / \mathrm{V}$. When the XR10910 is powered-up, the default gain is $2 \mathrm{~V} / \mathrm{V}$.
The gain is selected via $I^{2} C$ using the register address $0 \times 06$ followed by another byte of data to select the gain. Refer to the Register List in Table 1 and the Gain Register list in Table 3.

Example: The example below illustrates how to select a gain of $150 \mathrm{~V} / \mathrm{V}$.

To start communication with the XR10910, repeat steps 1-3 as shown in the Inputs and Input Selection section on page 16.

| Step 4 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Master sends address of register to access | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  | 0 |
|  | Gain Select register address $=0 \times 06$ |  |  |  |  |  |  |  |  |


| Step 5 | 9 |
| :--- | :--- |
| XR10910 sends acknowledge | A |

Since the Gain Select register was accessed, the XR10910 is expecting another byte of data from the master to complete the command. Refer to the "Byte of Parameter" column in the Register List (Table 1). D0 thru D2 are used to select the gain. Refer to the Gain Register list in Table 3, 150V/V is $\mathrm{D} 2=1, \mathrm{D} 1=0$, and $\mathrm{D} 0=0$. This translates to a hex code of $0 \times 04$, since a full byte of data ( 8 -bits) will be sent.

| Step 6 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Master sends gain register data to select <br> $\mathrm{G}=150$ | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| Gain of $150 \mathrm{~V} / \mathrm{V}=0 \times 04$ |  |  |  |  |  |  |  |  |


| Step 7 | 9 |
| :--- | :--- |
| XR10910 sends acknowledge | A |


| Step 8 | 0 |
| :--- | :--- |
| Master sends stop condition | P |

White Block = host to XR10910, Red Block = XR10910 to host
Grey Block $=$ Notes

White Block = host to XR10910, Red Block = XR10910 to host
Grey Block $=$ Notes

## Application Information (Continued)

## Offset Correction

The XR10910 has a 10-bit offset correction DAC that can be used to provide digital calibration on each of the 16 inputs. Only the offset voltage of the active channel is applied to the PGA.

The DAC offset of each channel is controlled by the $I^{2} \mathrm{C}$ compatible interface. At any time, the master can read or write to any of the DAC offset registers. The DAC offset for each channel is set via $I^{2} C$ using the register addresses $0 \times 20$ thru $0 \times 2 \mathrm{~F}$ followed by another two bytes of data to set the polarity and value of the offset voltage. Refer to the Register List in Table 1.
A $\pm 560 \mathrm{mV}$ offset correction range is available. The full range of the DAC offset is only available at a gain of 2 . At higher gains, the output voltage range of the XR10910 will be exceeded if the full range of the DAC offset is used. The internal 10-bit DAC allows 1,024 different offset voltage settings between 0 mV and 560 mV . The polarity of the offset correction is set with an additional bit. The unit offset is determined by the following:

$$
\text { Unit offset }=\frac{\text { Total Offset }}{\text { DAC output levels }}=\frac{560 \mathrm{mV}}{1024}=547 \mu \mathrm{~V}
$$

From Table 3:

- 0x00 (hex) or 00000000000 (binary) applies a 0 mV offset
- 0x3FF (hex) or 01111111111 (binary) applies a +560 mV offset
- 0x7FF (hex) or 11111111111 (binary) applies a -560mV offset

Each DAC output level provides an additional $547 \mu \mathrm{~V}$ of offset. To determine what DAC output level corresponds to a specific desired offset, use the following equation:

$$
x=\frac{\text { Desired Offset }}{\text { Unit Offset }}
$$

See example below for additional information.
Example: The example below illustrates how to set the DAC offset for channel 4 to a value of 75 mV .

To start communication with the XR10910, repeat steps 1-3 as shown in the Inputs and Input Selection section on page 16.


| Step 5 | 9 |
| :--- | :--- |
| XR10910 sends acknowledge | A |

Since a DAC Offset register was accessed, the XR10910 is expecting another two bytes of data from the master to complete the command. Refer to the "Byte of Parameter" column in the Register List (Table 1). D0 thru D9 are used to set the offset voltage and D10 is used to set the sign of the offset voltage, $0=$ positive and $1=$ negative. Refer to the DAC Offset register list in Table 2.
To determine what DAC output level corresponds to 75 mV , use the following equation:

$$
\text { DAC Output Level }=\frac{\text { Desired Offset }}{\text { Unit Offset }}=\frac{75 \mathrm{mV}}{547 \mu \mathrm{~V}}=137
$$

A decimal value of 137 corresponds to 75 mV . Therefore:

- 0x89 (hex) or 00010001001 (binary) applies a +75 mV offset
- $0 \times 489$ (hex) or 10010001001 (binary) applies a -75mV offset

| Step 6 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Master sends $1^{\text {st }}$ byte of DAC offset register data to select an offset of +75 mV | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  | Sign | 2 MSBs of 10-bit DAC output level that corresponds to 137 (0x89) |  |



| Step 8 | 7 | 6 | 5 |  | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Master sends $2^{\text {nd }}$ byte of DAC offset register data to select an offset of +75 mV | 1 | 0 | 0 |  | 0 | 1 | 0 | 0 | 1 |
|  | 8 LSBs of 10-bit DAC output level that corresponds to 137 (0x89) |  |  |  |  |  |  |  |  |



| Step 10 | 0 |
| :--- | :--- |
| Master sends stop condition | P |

White Block = host to XR10910, Red Block = XR10910 to host Grey Block = Notes

## Application Information (Continued)

## LDO Enable / Select (Power to External Bridge Sensors)

The XR10910 includes an on-board LDO that provides a regulated voltage that can be used to power external input bridge sensors. Two voltage options are available, 3 V and 2.65 V . The LDO voltage is selected via the $\mathrm{I}^{2} \mathrm{C}$ compatible two-wire serial interface.

When the XR10910 is powered-up, the default LDO voltage is 3 V .

When the XR10910 is active (not in sleep mode), the LDO is always on. If the LDO voltage is not used, the LDO output can be left floating. The LDO can either stay on or shut down while the XR10910 is in Sleep Mode.

- Set LDO to shut down while XR10910 is in Sleep Mode to save power
- Set LDO to stay on while XR10910 is in Sleep Mode to improve wake-up time
The LDO voltage and disable setting are selected via $I^{2} \mathrm{C}$ using the register address $0 \times 07$ followed by another byte of data to select the voltage and disable setting. Refer to the Register List in Table 1 and the example below for more information.
Example: The example below illustrates how to select an LDO voltage of 2.65 V and keep the LDO enabled during Sleep Mode.
To start communication with the XR10910, repeat steps 1-3 as shown in the Inputs and Input Selection section on page 11.



Since the LDO Settings register was accessed, the XR10910 is expecting another byte of data from the master to complete the command. Refer to the "Byte of Parameter" column in the Register List (Table 1). D0 and D1 are used to select the LDO voltage and enable/disable the LDO during Sleep Mode. Bit 0 (DO) controls the LDO voltage ( 0 : 3 V ; $1: 2.65 \mathrm{~V}$ ). Bit 1 (D1) is only applicable in Sleep Mode. Bit 1 controls whether the LDO shuts down or stays on during sleep mode (0: Enable; 1: Disable). When the XR0910 is active, the LDO is always on.

| Step 6 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Master sends code to select LDO <br> voltage of 2.65V and Enable LDO <br> during Sleep Mode | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |




White Block = host to XR10910, Red Block = XR10910 to host
Grey Block = Notes

## Current Sense Mode (Monitoring the LDO Current)

Current Sense Mode is activated via $I^{2} \mathrm{C}$ using the register address $0 \times 08$. When activated, the LDO current is sensed and a proportional voltage is present at the output of the XR10910 (ILDO = VOUT/RL). Current Sense Mode stays active until the XR10910 receives any input select command ( $0 \times 10$ thru $0 \times 1 \mathrm{~F}$ ).

Current sense mode can be used to monitor the change over time of the bridge impedance.

## Sleep Mode (Analog Power Down)

Sleep Mode is activated via $I^{2} \mathrm{C}$ using the register address $0 \times 05$. When activated, the XR10910 will enter Sleep Mode. During Sleep Mode, the analog portion of the XR10910 is disabled. All register settings are retained during Sleep Mode.

During Sleep Mode, the nominal supply current will drop below $70 \mu \mathrm{~A}$ (with LDO on) and below $45 \mu \mathrm{~A}$ (with LDO off).

During Sleep Mode, the master can read the value in any register that saves a value during sleep mode. The only $I^{2} \mathrm{C}$ commands that can be received or processed is the SLEEP_OUT (wake up) command (0x04) or the LDO on/off and voltage command ( $0 \times 07$ ). All other register addresses will be ignored.
Register address $0 \times 04$ is used to return to normal operation (exit Sleep Mode).
By default, the XR10910 is active.

## Application Information (Continued)

## Typical Application - 16:1 Bridge Sensor Interface

The XR10910 was designed to interface multiple bridge sensors with a microcontroller or FPGA as illustrated in Figure 25.
The bridge output signal is differential (Vo+ and Vo-). Ideally, the unloaded bridge output is zero (Vo+ and Vo- are identical). However, in-exact resistive values result in a difference between Vo+ and Vo-. This bridge offset voltage can be substantial and vary between sensors. The XR10910 provides the ability to calibrate the bridge offset on each of the 16 bridge sensors using the on-board DAC.


Figure 25: 16:1 Bridge Sensor Interface

## Layout Considerations

General layout and supply bypassing play major roles in high frequency performance. Follow the steps below as a basis for high frequency layout:

- Include $6.8 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$ ceramic capacitors for power supply decoupling
- Place the $6.8 \mu \mathrm{~F}$ capacitor within 0.75 inches of the power pin
- Place the $0.1 \mu \mathrm{~F}$ capacitor within 0.1 inches of the power pin
- Connection to the exposed pad is not required. Exposed pad can be connected to ground (GND).
- Minimize all trace lengths to reduce series inductances


## Mechanical Dimensions

QFN-40 Package



BOTTOM VIEW


| DIMENSION TABLE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | MIN | NOM | MAX | NOTE |  |
| A | 0.80 | 0.90 | 1.00 |  |  |
| A1 | 0.00 | 0.02 | 0.05 |  |  |
| A3 | --- | $0.20 R e f$ | --- |  |  |
| b | 0.20 | 0.25 | 0.30 |  |  |
| D | 6.00 BSC |  |  |  |  |
| E | 6.00 BSC |  |  |  |  |
| e | 0.50 BSC |  |  |  |  |
| D2 | 4.50 | 4.65 | 4.80 |  |  |
| E2 | 4.50 | 4.65 | 4.80 |  |  |
| L | 0.35 | 0.40 | 0.45 |  |  |
| K | 0.20 | - | - |  |  |
| aaa |  | 0.15 |  |  |  |
| bbb |  | 0.10 |  |  |  |
| ccc |  | 0.10 |  |  |  |
| ddd |  | 0.05 |  |  |  |
| eee |  | 0.08 |  |  |  |
| N |  | 40 |  |  |  |

TERMINAL DETAILS

- ALL DIMENSIDNS ARE IN MILLIMETERS, ANGLES ARE IN DEGREES.
- DIMENSIDNS AND TDLERANCE PER JEDEC MD-220.


## Recommended Land Pattern and Stencil

QFN-40 Package


TYPICAL RECOMMENDED LAND PATTERN


Drawing No.: POD-00000041
Revision: B. 3

## Ordering Information ${ }^{(1)}$

| Part Number | Operating Temperature Range | Lead-Free | Package | Packaging Method |
| :--- | :---: | :---: | :---: | :---: |
| XR10910IL40-F |  |  |  | Tray |
| XR10910IL40TR-F | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Yes ${ }^{(2)}$ | QFN-40 | Tape \& Reel |
| XR10910IL40EVB |  |  |  |  |

NOTES:

1. Refer to www.exar.com/XR10910 for most up-to-date Ordering Information.
2. Visit www.exar.com for additional information on Environmental Rating.

Revision History

| Part | Part | Part |
| :---: | :--- | :--- |
| 1A | May 2015 | Initial Release |
| 1B | July 2015 | Added Typical Performance Characteristics section. |
| 1C | May 2016 | Updated to latest format and added figure numbers. Updated Figures 1 and 25. Added <br> Figure 2. Updated page number reference in Gain section of Electrical Characteristics table. <br> Updated Figure 24. Added clarity to I ${ }^{2}$ C Bus Addressing section. Updated Table 4. Updated <br> Step 2 in Inputs and Input Selection section. |
| 1D | March 2018 | Updated to MaxLinear logo. Updated format and Ordering information table. Added I ${ }^{2} \mathrm{C}$ <br> Power Up section. |
| 1E | January 2019 | Correct typo in Recommended Stencil. |

## Corporate Headquarters:

5966 La Place Court
Suite 100
Carlsbad, CA 92008
Tel.:+1 (760) 692-0711
Fax: +1 (760) 444-8598
www.maxlinear.com


#### Abstract

   mechanical, photocopying, recording, or otherwise), or for any purpose, without the express written permission of MaxLinear, Inc.   risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of MaxLinear, Inc. is adequately protected under the circumstances.  license agreement from MaxLinear, Inc., the furnishing of this document does not give you any license to these patents, trademarks, copyrights, or other intellectual property. Company and product names may be registered trademarks or trademarks of the respective owners with which they are associated.


© 2016-2019 MaxLinear, Inc. All rights reserved

