
INTEGRATED CIRCUITS



Product specification Supersedes data of April 1988 File under Integrated Circuits, IC06 December 1990



Philips Semiconductors

74HC/HCT221

FEATURES

- Pulse width variance is typically less than $\pm\,5\%$
- Pin-out identical to "123"
- · Overriding reset terminates output pulse
- nB inputs have hysteresis for improved noise immunity
- Output capability: standard (except for nR_{EXT}/C_{EXT})
- I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT221 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT221 are dual non-retriggerable monostable multivibrators. Each multivibrator features an active LOW-going edge input ($n\overline{A}$) and an active HIGH-going edge input (nB), either of which can be used as an enable input.

Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. Schmitt-trigger input circuitry for the nB inputs allow jitter-free triggering from inputs with slow transition rates, providing the circuit with excellent noise immunity.

Once triggered, the outputs $(nQ, n\overline{Q})$ are independent of further transitions of $n\overline{A}$ and nB inputs and are a function of the timing components. The output pulses can be terminated by the overriding active LOW reset inputs $(n\overline{R}_D)$. Input pulses may be of any duration relative to the output pulse.

Pulse width stability is achieved through internal compensation and is virtually independent of V_{CC} and temperature. In most applications pulse stability will only be limited by the accuracy of the external timing components.

The output pulse width is defined by the following relationship:

 $t_{W} = C_{EXT}R_{EXT}In_{2}$ $t_{W} = 0.7C_{EXT}R_{EXT}$

Pin assignments for the "221" are identical to those of the "123" so that the "221" can be substituted for those products in systems not using the retrigger by merely changing the value of R_{EXT} and/or C_{EXT} .

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25 \text{ °C}$; $t_r = t_f = 6 \text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT	
	FARAMETER	CONDITIONS	НС	нст	UNIT
	propagation delay	C _L = 15 pF; V _{CC} = 5 V;			
t _{PHL}	$n\overline{A}$, nB, $n\overline{R}_{D}$ to nQ, $n\overline{Q}$	$R_{EXT} = 5 k\Omega; C_{EXT} = 0 pF$	29	32	ns
t _{PLH}	$n\overline{A}$, nB, $n\overline{R}_{D}$ to nQ, $n\overline{Q}$		35	36	ns
CI	input capacitance		3.5	3.5	pF
C _{PD}	power dissipation capacitance per package	notes 1 and 2	90	96	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o}) + 0.33 \times C_{EXT} \times V_{CC}^{2} \times f_{o} + D \times 28 \times V_{CC} \text{ where:}$

 f_i = input frequency in MHz; f_o = output frequency in MHz

 $\Sigma (C_L \times V_{CC}^2 \times f_o) = sum of outputs$

 C_{EXT} = timing capacitance in pF; C_L = output load capacitance in pF

V_{CC} = supply voltage in V; D = duty factor in %

2. For HC the condition is $V_I = GND$ to V_{CC}

For HCT the condition is $V_I = GND$ to $V_{CC} - 1.5 V$


December 1990

ORDERING INFORMATION


See "74HC/HCT/HCU/HCMOS Logic Package Information".

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 9	1 A , 2 A	trigger inputs (negative-edge triggered)
2, 10	1B, 2B	trigger inputs (positive-edge triggered)
3, 11	$1\overline{R}_{D}, 2\overline{R}_{D}$	direct reset inputs (active LOW)
4, 12	1 <u>Q</u> , 2 <u>Q</u>	outputs (active LOW)
7	2R _{EXT} /C _{EXT}	external resistor/capacitor connection
8	GND	ground (0 V)
13, 5	1Q, 2Q	outputs (active HIGH)
14, 6	1C _{EXT} , 2C _{EXT}	external capacitor connection
15	1R _{EXT} /C _{EXT}	external resistor/capacitor connection
16	V _{CC}	positive supply voltage



74HC/HCT221




FUNCTION TABLE

	INPUTS	OUTPUTS				
$n\overline{R}_{D}$	nĀ	nB	nQ	nQ		
L	Х	Х	L	Н		
X	н	Х	L ⁽²⁾	H ⁽²⁾		
X	Х	L	L ⁽²⁾	H ⁽²⁾		
н	L	Ŷ				
н	\downarrow	н				
↑	L	Н	(3)	(3)		

Notes


- 1. H = HIGH voltage level
 - L = LOW voltage level
 - X = don't care
 - \uparrow = LOW-to-HIGH level
 - \downarrow = HIGH-to-LOW level
 - ____ = one HIGH-level output pulse
 - = one LOW-level output pulse
- If the monostable was triggered before this condition was established the pulse will continue as programmed.
- For this combination the reset input must be LOW and the following sequence must be used: pin 1 (or 9) must be set HIGH or pin 2 (or 10) set LOW; then pin 1 (or 9) must be LOW and pin 2 (or 10) set HIGH. Now the reset input goes from LOW-to-HIGH and the device will be triggered.

74HC/HCT221



Note

It is recommended to ground pins 6 ($2C_{EXT}$) and 14 ($1C_{EXT}$) externally to pin 8 (GND).



74HC/HCT221

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard (except for nR_{EXT}/C_{EXT}) I_{CC} category: MSI

AC CHARACTERISTICS FOR 74HC

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$

				•	T _{amb} (°C)				TEST CONDITIONS		
	DADAMETED				74H	С					MANEFORMO	
SYMBOL	PARAMETER		+25		-40	to +85	-40 te	o +125	UNIT	V _{CC} (V)	WAVEFORMS	
		min	typ	max.	min	max.	min.	max.				
t _{PLH}	propagation delay (trigger) nĀ, nB to nQ		72 26 21	220 44 37		275 55 47		330 66 56	ns	2.0 4.5 6.0	$\begin{array}{l} C_{\text{EXT}} = 0 \text{ pF}; \\ R_{\text{EXT}} = 5 \text{ k}\Omega; \\ \text{Fig.10} \end{array}$	
t _{PLH}	propagation delay (trigger) $n\overline{R}_D$ to nQ		80 29 23	245 49 42		305 61 52		370 74 63	ns	2.0 4.5 6.0	$C_{EXT} = 0 \text{ pF};$ $R_{EXT} = 5 \text{ k}\Omega;$ Fig.10	
t _{PHL}	propagation delay (trigger) nĀ, nB to nQ		58 21 17	180 36 31		225 45 38		270 54 46	ns	2.0 4.5 6.0	$\begin{array}{l} C_{EXT} = 0 \; pF; \\ R_{EXT} = 5 \; k\Omega; \\ Fig.10 \end{array}$	
t _{PHL}	propagation delay (trigger) $n\overline{R}_D$ to $n\overline{Q}$		63 23 18	195 39 33		245 49 42		295 59 50	ns	2.0 4.5 6,0	$\begin{array}{l} C_{\text{EXT}} = 0 \text{ pF};\\ R_{\text{EXT}} = 5 \text{ k}\Omega;\\ \text{Fig.10} \end{array}$	
t _{PLH}	propagation delay (reset) $n\overline{R}_D$ to $n\overline{Q}$		66 24 19	200 40 34		250 50 43		300 60 51	ns	2.0 4.5 6.0	$\begin{array}{l} C_{\text{EXT}} = 0 \text{ pF}; \\ R_{\text{EXT}} = 5 \text{ k}\Omega; \\ \text{Fig.11} \end{array}$	
t _{PLH}	propagation delay (reset) nR _D to nQ		58 21 17	180 36 31		225 45 38		270 54 46	ns	2.0 4.5 6.0	$C_{EXT} = 0 \text{ pF};$ $R_{EXT} = 5 \text{ k}\Omega;$ Fig.11	
t _{THL} / t _{TLH}	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig.10	
t _W	trigger pulse width nA = LOW	75 15 13	25 9 7		95 19 16		110 22 19		ns	2.0 4.5 6.0	Fig.7	
t _W	trigger pulse width nB = HIGH	90 18 15	30 11 9		115 23 20		135 27 23		ns	2.0 4.5 6.0	Fig.7	
t _W	trigger pulse width nR _D = LOW	75 15 13	25 9 7		95 19 16		110 22 19		ns	2.0 4.5 6.0	Fig.8	
t _W	output pulse width nQ = LOW nQ = HIGH	630	700	770	602	798	595	805	μs	5.0	$\begin{array}{l} C_{EXT} = 100 \text{ nF}; \\ R_{EXT} = 10 \text{ k}\Omega; \\ \text{Fig.10} \end{array}$	

SYMBOL					T _{amb} (TEST CONDITIONS				
					74H			WAVEEODMS			
	PARAMETER	+25			-40 to +85		-40 to +125			V _{CC} (V)	WAVEFORMS
		min	typ	max.	min	max.	min.	max.			
t _W	output pulse width nQ or nQ		140		-		_		ns	2.0 4.5 6.0	$C_{EXT} = 28 \text{ nF};$ $R_{EXT} = 2 \text{ k}\Omega;$ Fig.10
t _W	output pulse width nQ or nQ		1.5		-		_		μs	2.0 4.5 6.0	$C_{EXT} = 1 \text{ nF};$ $R_{EXT} = 2 \text{ k}\Omega;$ Fig.10
t _W	output pulse width nQ or nQ		7		-		-		μs	2.0 4.5 6.0	$\begin{array}{l} C_{\text{EXT}} = 1 \text{ nF};\\ R_{\text{EXT}} = 10 \text{ k}\Omega;\\ \text{Fig.10} \end{array}$
t _W	pulse width match between circuits in the package		±2		-		_		%	4.5 to 5.5	C_{EXT} = 1000 pF; R_{EXT} = 10 k Ω
t _{rem}	removal time nR _D to nA or nB	100 20 17	30 11 9		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig.9
R _{EXT}	external timing resistor	10 2		1000 1000	-		-		kΩ	2.0 5.0	Fig.12 Fig.13
C _{EXT}	external timing capacitor	no lin	nits		•				pF	2.0 5.0	Fig.12 Fig.13

74HC/HCT221

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard (except for $nR_{\text{EXT}}/C_{\text{EXT}})$ I_{CC} category: MSI

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications. To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
nB	0.30
nĀ	0.50
nR _D	0.50

December 1990

74HC/HCT221

AC CHARACTERISTICS FOR 74HCT


 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$


					T _{amb} ((°C)				TEST CONDITIONS		
0.445.01	PARAMETER	74HCT										
SYMBOL		+25		-40 to +85 -40			-40 to +125		V _{CC} (V)	WAVEFORMS		
		min	typ	max	min	max.	min.	max.				
t _{PLH}	propagation delay (trigger) nĀ, nR _D to nQ		30	50		63		75	ns	4.5	$\begin{split} & C_{EXT} = 0 \; pF; \\ & R_{EXT} = 5 \; k\Omega; \\ & Fig.10 \end{split}$	
t _{PLH}	propagation delay (trigger) nB to nQ		24	42		53		63	ns	4.5	$C_{EXT} = 0 \text{ pF};$ $R_{EXT} = 5 \text{ k}\Omega;$ Fig.10	
t _{PHL}	propagation delay (trigger) nĀ to nQ		26	44		55		66	ns	4.5	$C_{EXT} = 0 \text{ pF};$ $R_{EXT} = 5 \text{ k}\Omega;$ Fig.10	
t _{PHL}	propagation delay (trigger) nB to nQ		21	35		44		53	ns	4.5	$C_{EXT} = 0 \text{ pF};$ $R_{EXT} = 5 \text{ k}\Omega;$ Fig.10	
t _{PHL}	propagation delay (trigger) $n\overline{R}_D$ to $n\overline{Q}$		26	43		54		65	ns	4.5	$\begin{array}{l} C_{\text{EXT}} = 0 \text{ pF};\\ R_{\text{EXT}} = 5 \text{ k}\Omega;\\ \text{Fig.10} \end{array}$	
t _{PHL}	propagation delay (reset) $n\overline{R}_D$ to nQ		26	43		54		65	ns	4.5	$C_{EXT} = 0 \text{ pF};$ $R_{EXT} = 5 \text{ k}\Omega;$ Fig.11	
t _{PLH}	propagation delay (reset) $n\overline{R}_D$ to $n\overline{Q}$		31	51		64		77	ns	4.5	$C_{EXT} = 0 \text{ pF};$ $R_{EXT} = 5 \text{ k}\Omega;$ Fig.11	
t _{THL} / t _{TLH}	output transition time		7	15		19		22	ns	4.5	Fig.10	
t _W	trigger pulse width $n\overline{A} = LOW$	20	13		25		30		ns	4.5	Fig.10	
t _W	trigger pulse width nB = HIGH	20	13		25		30		ns	4.5	Fig.10	
t _W	pulse width nR _D = LOW	22	13		28		33		ns	4.5	Fig.8	
t _W	output pulse width nQ = LOW nQ = HIGH	630	700	770	602	798	595	805	μs	5.0	$\begin{array}{l} C_{\text{EXT}} = 100 \text{ nF};\\ R_{\text{EXT}} = 10 \text{ k}\Omega;\\ \text{Fig.10} \end{array}$	
t _W	trigger pulse width nQ or nQ		140		_		_		ns	4.5	$\begin{array}{l} C_{\text{EXT}} = 28 \text{ pF};\\ R_{\text{EXT}} = 2 \text{ k}\Omega;\\ \text{Fig.10} \end{array}$	
t _W	trigger pulse width nQ or nQ		1.5		-		_		μs	4.5	$\begin{array}{l} C_{\text{EXT}} = 1 \text{ nF}; \\ R_{\text{EXT}} = 2 \text{ k}\Omega; \\ \text{Fig.10} \end{array}$	


SYMBOL					T _{amb} (TEST CONDITIONS					
	PARAMETER		74HCT								MAVEFORME	
		+25			-40 to +85		-40 to +125			V _{CC} (V)	WAVEFORMS	
		min	typ	max	min	max.	min.	max.				
t _W	trigger pulse width nQ or nQ		7		-		-		μs	4.5	$C_{EXT} = 1 \text{ nF};$ $R_{EXT} = 10 \text{ k}\Omega;$ Fig.10	
t _{rem}	removal time nR _D to nA or nB	20	12		25		30		ns	4.5	Fig.9	
R _{EXT}	external timing resistor	2		1000	-		-		kΩ	5.0	Fig.13	
C_{EXT}	external timing capacitor	no lin	nits	1			1		pF	5.0	Fig.13	

74HC/HCT221

AC WAVEFORMS














Fig.10 Waveforms showing the triggering of One Shot by input $n\overline{A}$ or input nB for one period (t_W) and minimum pulse widths of the trigger inputs $n\overline{A}$ and nB.




Downloaded from Arrow.com.











74HC/HCT221



Power-down consideration

A large capacitor (C_X) may cause problems when powering-down the monostable due to the energy stored in this capacitor. When a system containing this device is powered-down or a rapid decrease of V_{CC} to zero occurs, the monostable may substain damage, due to the capacitor discharging through the input protection diodes. To avoid this possibility, use a damping diode (D_X) preferably a germanium or Schottky type diode able to withstand large current surges and connect as shown in Fig.17.



PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".