74LV259

8-bit addressable latch Rev. 4 — 9 March 2016

Product data sheet

General description 1.

The 74LV259 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC259 and 74HCT259. The 74LV259 is a high-speed 8-bit addressable latch designed for general purpose storage applications in digital systems. The 74LV259 is multifunctional device capable of storing single-line data in eight addressable latches, and also 3-to-8 decoder and demultiplexer, with active HIGH outputs (Q0 to Q7), functions are available. The 74LV259 also incorporates an active LOW common reset (MR) for resetting all latches, as well as, an active LOW enable input (LE).

The 74LV259 has four modes of operation as shown in the mode select table. In the addressable latch mode, data on the data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the data or address inputs. In the 3-to-8 decoding or demultiplexing mode, the addressed output follows the state of the (D) input with all other outputs in the LOW state. In the reset mode all outputs are LOW and unaffected by the address (A0 to A2) and data (D) input. When operating the 74LV259 as an address latch, changing more than one bit of address could impose a transient-wrong address. Therefore, this should only be done while in the memory mode.

Features and benefits 2.

- Optimized for low voltage applications: 1.0 V to 3.6 V
- Accepts TTL input levels between V_{CC} = 2.7 V and V_{CC} = 3.6 V
- Typical output ground bounce < 0.8 V at V_{CC} = 3.3 V and T_{amb} = 25 °C
- Typical HIGH-level output voltage (V_{OH}) undershoot: > 2 V at V_{CC} = 3.3 V and $T_{amb} = 25 \, ^{\circ}C$
- Combines demultiplexer and 8-bit latch
- Serial-to-parallel capability
- Output from each storage bit available
- Random (addressable) data entry
- Easily expandable
- Common reset input
- Useful as a 3-to-8 active HIGH decoder
- ESD protection:
 - HBM JESD22-A114E exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C




8-bit addressable latch

3. Ordering information

Table 1. Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74LV259D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74LV259DB	–40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1
74LV259PW	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1
74LV259BQ	-40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body $2.5\times3.5\times0.85$ mm	SOT763-1


4. Functional diagram



74LV259 **NXP Semiconductors**


8-bit addressable latch

3 of 19



Pinning information 5.

Pinning 5.1



5.2 Pin description

Pin description Table 2.

Product data sheet

Symbol	Pin	Description
A0	1	address input
A1	2	address input
A2	3	address input
GND	8	ground (0 V)

74LV259 © NXP Semiconductors N.V. 2016. All rights reserved. All information provided in this document is subject to legal disclaimers. Rev. 4 — 9 March 2016

8-bit addressable latch

Table 2. Pin description ...continued

Symbol	Pin	Description
Q[0:7]	4, 5, 6, 7, 9, 10, 11, 12	latch output
D	13	data input
LE	14	latch enable input (active LOW)
MR	15	conditional reset input (active LOW)
Vcc	16	supply voltage

6. Functional description

Table 3. Mode select table

H = HIGH voltage level; L = LOW voltage level

LE	MR	Mode
L	Н	addressable latch
Н	Н	memory
L	L	active HIGH 8-channel demultiplexer
Н	L	reset

Table 4. Function table

 $H = HIGH \ voltage \ level; \ L = LOW \ voltage \ level; \ X = don't \ care; \ d = High \ or \ LOW \ data \ one \ set-up \ time \ prior \ to \ the \ LOW-to-HIGH \ LE \ transition; \ q<n> = state \ of \ the \ output \ established \ during \ the \ last \ cycle \ in \ which \ it \ was \ addressed \ or \ cleared$

Operating modes	Input						Output							
	MR	LE	D	A0	A1	A2	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7
master reset	L	Н	Х	X	Х	X	L	L	L	L	L	L	L	L
demultiplex (active	L	L	d	L	L	L	Q = d	L	L	L	L	L	L	L
HIGH) decoder (when D = H)	L	L	d	Н	L	L	L	Q = d	L	L	L	L	L	L
(When D = 11)	L	L	d	L	Н	L	L	L	Q = d	L	L	L	L	L
	L	L	d	Н	Н	L	L	L	L	Q = d	L	L	L	L
	L	L	d	L	L	Н	L	L	L	L	Q = d	L	L	L
	L	L	d	Н	L	Н	L	L	L	L	L	Q = d		L
	L	L	d	L	Н	Н	L	L	L	L	L	L	Q = d	L
	L	L	d	Н	Н	Н	L	L	L	L	L	L	L	Q = d
store (do nothing)	Н	Н	Χ	X	Х	Х	q0	q1	q2	q3	q4	q5	q6	q7
addressable latch	Н	L	d	L	L	L	Q = d	q1	q2	q3	q4	q5	q6	q7
	Н	L	d	Н	L	L	q0	Q = d	q2	q3	q4	q5	q6	q7
	Н	L	d	L	Н	L	q0	q1	Q = d	q3	q4	q5	q6	q7
	Н	L	d	Н	Н	L	q0	q1	q2	Q = d	q4	q5	q6	q7
	Н	L	d	L	L	Н	q0	q1	q2	q3	Q = d	q5	q6	q7
	Н	L	d	Н	L	Н	q0	q1	q2	q3	q4	Q = d	q6	q7
	Н	L	d	L	Н	Н	q0	q1	q2	q3	q4	q5	Q = d	q7
	Н	L	Н	Н	Н	Н	q0	q1	q2	q3	q4	q5	q6	Q = d

8-bit addressable latch

7. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+4.6	V
I _{IK}	input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$	<u>[1]</u>	-	±20	mA
I _{OK}	output clamping current	$V_{O} < -0.5 \text{ V or } V_{O} > V_{CC} + 0.5 \text{ V}$	<u>[1]</u>	-	±50	mA
Io	output current	$V_O = -0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$		-	±25	mA
I _{CC}	supply current			-	50	mA
I_{GND}	ground current			-50	-	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$				
		SO16 package	[2]	-	500	mW
		(T)SSOP16 package	<u>[3]</u>	-	500	mW
		DHVQFN16 package	<u>[4]</u>	-	500	mW

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

8. Recommended operating conditions

Table 6. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CC}	supply voltage	[1]	1.0	3.3	3.6	V
VI	input voltage		0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 1.0 V to 2.0 V	-	-	500	ns/V
		V _{CC} = 2.0 V to 2.7 V	-	-	200	ns/V
		V _{CC} = 2.7 V to 3.6 V	-	-	100	ns/V

^[1] The static characteristics are guaranteed from V_{CC} = 1.2 V to V_{CC} = 5.5 V, but LV devices are guaranteed to function down to V_{CC} = 1.0 V (with input levels GND or V_{CC}).

^[2] Ptot derates linearly with 8 mW/K above 70 °C.

^[3] Ptot derates linearly with 5.5 mW/K above 60 °C.

^[4] Ptot derates linearly with 4.5 mW/K above 60 °C.

8-bit addressable latch

9. Static characteristics

Table 7. Static characteristics

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		°C to +8	5 °C	-40 °C to	Unit	
			Min	Typ[1]	Max	Min	Max	
V _{IH}	HIGH-level input voltage	V _{CC} = 1.2 V	0.9	-	-	0.9	-	V
		V _{CC} = 2.0 V	1.4	-	-	1.4	-	V
		V _{CC} = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 1.2 V	-	-	0.3	-	0.3	V
		V _{CC} = 2.0 V	-	-	0.6	-	0.6	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	-	-	0.8	-	0.8	V
V _{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}						
		$I_O = -100 \mu A; V_{CC} = 1.2 V$	-	1.2	-	-	-	٧
		$I_O = -100 \mu A; V_{CC} = 2.0 V$	1.8	2.0	-	1.8	-	٧
		$I_O = -100 \mu A; V_{CC} = 2.7 V$	2.5	2.7	-	2.5	-	٧
		$I_O = -100 \mu A; V_{CC} = 3.0 V$	2.8	3.0	-	2.8	-	V
		$I_O = -6 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.4	2.82	-	2.2	-	V
V_{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}						
		$I_O = 100 \mu A; V_{CC} = 1.2 V$	-	0	-	-	-	٧
		$I_O = 100 \mu A; V_{CC} = 2.0 \text{ V}$	-	0	0.2	-	0.2	٧
		$I_O = 100 \mu A; V_{CC} = 2.7 V$	-	0	0.2	-	0.2	V
		$I_O = 100 \mu A; V_{CC} = 3.0 \text{ V}$	-	0	0.2	-	0.2	V
		$I_O = 6 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	0.25	0.40	-	0.50	٧
lı	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	1.0	-	1.0	μΑ
СС	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	20.0	-	160	μА
7l ^{CC}	additional supply current	per input; $V_I = V_{CC} - 0.6 \text{ V}$; $V_{CC} = 2.7 \text{ V}$ to 3.6 V	-	-	500	-	850	μΑ
C _I	input capacitance		-	3.5	-	-	-	pF

^[1] Typical values are measured at T_{amb} = 25 °C.

8-bit addressable latch

10. Dynamic characteristics

Table 8. Dynamic characteristics

GND = 0 V; For test circuit see Figure 12.

Symbol	Parameter	Conditions		-40	°C to +8	5 °C	-40 °C to	40 °C to +125 °C	
				Min	Typ[1]	Max	Min	Max	
t _{pd}	propagation delay	D to Qn; see Figure 8	[2]						
		V _{CC} = 1.2 V		-	105	-	-	-	ns
		V _{CC} = 2.0 V		-	36	49	-	61	ns
		V _{CC} = 2.7 V		-	26	36	-	45	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V; } C_L = 15 \text{ pF}$	[3]	-	17	-	-	-	ns
		V _{CC} = 3.0 V to 3.6 V	[3]	-	20	29	-	36	ns
t _{pd}	propagation delay	An to Qn; see Figure 7	[2]						
		V _{CC} = 1.2 V		-	105	-	-	-	ns
		V _{CC} = 2.0 V		-	36	49	-	61	ns
		V _{CC} = 2.7 V		-	26	36	-	45	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V; } C_L = 15 \text{ pF}$	[3]	-	17	-	-	-	ns
		V _{CC} = 3.0 V to 3.6 V	[3]	-	20	29	-	36	ns
t _{pd}	propagation delay	LE to Qn; Figure 6	[2]						
		V _{CC} = 1.2 V		-	100	-	-	-	ns
		V _{CC} = 2.0 V		-	34	48	-	60	ns
		V _{CC} = 2.7 V		-	25	35	-	44	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V; } C_L = 15 \text{ pF}$	[3]	-	16	-	-	-	ns
		V _{CC} = 3.0 V to 3.6 V	[3]	-	19	28	-	35	ns
t _{PHL}	HIGH to LOW	MR to Qn; Figure 9							
	propagation delay	V _{CC} = 1.2 V		-	90	-	-	-	ns
		V _{CC} = 2.0 V		-	31	43	-	53	ns
		V _{CC} = 2.7 V		-	23	31	-	39	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}; C_L = 15 \text{ pF}$	[3]	-	14	-	-	-	ns
		V _{CC} = 3.0 V to 3.6 V	[3]	-	17	25	-	31	ns
t _W	pulse width	LE, HIGH or LOW; see Figure 6							
		V _{CC} = 2.0 V		34	10	-	41	-	ns
		V _{CC} = 2.7 V		25	8	-	30	-	ns
		V _{CC} = 3.0 V to 3.6 V	[3]	20	6	-	24	-	ns
t _W	pulse width	MR, LOW; see Figure 9							
		V _{CC} = 2.0 V		34	10	-	41	-	ns
		V _{CC} = 2.7 V		25	8	-	30	-	ns
		V _{CC} = 3.0 V to 3.6 V	[3]	20	6	-	24	-	ns

8-bit addressable latch

 Table 8.
 Dynamic characteristics ...continued

GND = 0 V; For test circuit see <u>Figure 12</u>.

Symbol	Parameter	Conditions		-40	°C to +8	5 °C	-40 °C to	o +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
t _{su} set-up ti	set-up time	D, An to LE; see Figure 10 and Figure 11							
		V _{CC} = 1.2 V		-	35	-	-	-	ns
		V _{CC} = 2.0 V		24	12	-	29	-	ns
		V _{CC} = 2.7 V		18	9	-	21	-	ns
		V _{CC} = 3.0 V to 3.6 V	[3]	14	7	-	17	-	ns
t _h	hold time	D to LE; see Figure 10							
		V _{CC} = 1.2 V		-	-30	-	-	-	ns
		V _{CC} = 2.0 V		5	-10	-	5	-	ns
		V _{CC} = 2.7 V		5	-8	-	5	-	ns
		V _{CC} = 3.0 V to 3.6 V	[3]	5	-6	-	5	-	ns
t _h	hold time	An to LE; see Figure 11							
		V _{CC} = 1.2 V		-	-20	-	-	-	ns
		V _{CC} = 2.0 V		5	-7	-	5	-	ns
		V _{CC} = 2.7 V		5	-5	-	5	-	ns
		V _{CC} = 3.0 V to 3.6 V	[3]	5	-4	-	5	-	ns
C_{PD}	power dissipation capacitance	$C_L = 50 \text{ pF}; f_i = 1 \text{ MHz};$ $V_I = \text{GND to } V_{CC}$	<u>[4]</u>	-	19	-	-	-	pF

- [1] Typical values are measured at $T_{amb} = 25$ °C.
- [2] t_{pd} is the same as t_{PLH} and t_{PHL} .
- [3] Typical value measured at $V_{CC} = 3.3 \text{ V}$.
- [4] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$P_D = C_{PD} \times V_{CC}{}^2 \times f_i \times N + \sum (C_L \times V_{CC}{}^2 \times f_o)$$
 where:

 f_i = input frequency in MHz;

f_o = output frequency in MHz;

C_L = output load capacitance in pF;


 V_{CC} = supply voltage in V;


N = number of inputs switching;


 $\sum (C_L \times V_{CC}^2 \times f_o) = sum of outputs.$

8-bit addressable latch

11. Waveforms








74LV259

All information provided in this document is subject to legal disclaimers.


8-bit addressable latch



Measurement points are given in Table 9.

Vol. and VoH are typical voltage output levels that occur with the output load.

Fig 10. The data set-up and hold times for the D input to the LE input




74LV259

All information provided in this document is subject to legal disclaimers.

8-bit addressable latch

Table 9. Measurement points

Supply voltage	Input	Output
Vcc	V _M	V _M
< 2.7 V	0.5V _{CC}	0.5V _{CC}
2.7 V to 3.6 V	1.5 V	1.5 V



Test data is given in Table 10.

Definitions test circuit:

 R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator.

R_L = Load resistance.

 C_L = Load capacitance including jig and probe capacitance.

Fig 12. Test circuit for measuring switching times


Table 10. Test data

Supply voltage	Input				
V _{CC}	V _I	t _r , t _f			
< 2.7 V	V _{CC}	≤ 2.5 ns			
2.7 V to 3.6 V	2.7 V	≤ 2.5 ns			

12. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


INE		KEFEK		EUROPEAN	ISSUE DATE	
ION	IEC	JEDEC	JEITA		PROJECTION	1330E DATE
09-1	076E07	MS-012				99-12-27 03-02-19
1	ON	ON IEC	ON IEC JEDEC	ON IEC JEDEC JEITA	ON IEC JEDEC JEITA	ON IEC JEDEC JEITA PROJECTION

Fig 13. Package outline SOT109-1 (SO16)

All information provided in this document is subject to legal disclaimers.

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



UNIT	A max.	A ₁	A ₂	A ₃	b _p	C	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

VERSION					ISSUE DATE	
1 '	EC .	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT338-1	1	MO-150			99-12-27 03-02-19	


Fig 14. Package outline SOT338-1 (SSOP16)

All information provided in this document is subject to legal disclaimers.

74LV259 **NXP Semiconductors**

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	C	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	>	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

: JI		DDC		ISSUE DATE
,	EITA	PRO	JECTION	
3			$\exists \Phi$	-99-12-27 03-02-18
	3	3	3	3

Fig 15. Package outline SOT403-1 (TSSOP16)

All information provided in this document is subject to legal disclaimers.

74LV259

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1




Fig 16. Package outline SOT763-1 (DHVQFN16)

74LV259 All information provided in this document is subject to legal disclaimers.

8-bit addressable latch

13. Abbreviations

Table 11. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

14. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes						
74LV259 v.4	20160309	Product data sheet	-	74LV259 v.3						
Modifications:	Type number 7	74LV259N (SOT38-4) remove	ed.							
74LV259 v.3	20080102	Product data sheet	-	74LV259 v.2						
Modifications:	of NXP Semic									
	 Legal texts have been adapted to the new company name where appropriate. Section 3: DHVQFN16 package added. 									
	• Section 7: derating values added for DHVQFN16 package.									
	 Section 12: outline drawing added for DHVQFN16 package. 									
74LV259 v.2	19980520	Product specification	-	74LV259 v.1						
74LV259 v.1	19970606	Product specification	-	-						

8-bit addressable latch

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74LV259

All information provided in this document is subject to legal disclaimers.

8-bit addressable latch

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

74LV259 **NXP Semiconductors**

8-bit addressable latch

17. Contents

1	General description
2	Features and benefits
3	Ordering information 2
4	Functional diagram 2
5	Pinning information
5.1	Pinning
5.2	Pin description
6	Functional description 4
7	Limiting values 5
8	Recommended operating conditions 5
9	Static characteristics 6
10	Dynamic characteristics
11	Waveforms
12	Package outline
13	Abbreviations
14	Revision history 16
15	Legal information
15.1	Data sheet status 17
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks18
16	Contact information 18
17	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2016.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 9 March 2016 Document identifier: 74LV259