## P4080 QorlQ Integrated Processor Hardware Specifications

The P4080 QorIQ integrated communication processor combines eight Power Architecture ${ }^{\circledR}$ processor cores with high performance data path acceleration logic and network and peripheral bus interfaces required for networking, telecom/datacom, wireless infrastructure, and mil/aerospace applications.
This device can be used for combined control, data path, and application layer processing in routers, switches, base station controllers, and general-purpose embedded computing. Its high level of integration offers significant performance benefits compared to multiple discrete devices, while also greatly simplifying board design.

The device SoC includes the following function and features:

- Eight e500-mc Power Architecture cores, each with a backside 128-Kbyte L2 Cache with ECC
- Three levels of instructions: user, supervisor, and hypervisor
- Independent boot and reset
- Secure boot capability
- CoreNet fabric supporting coherent and non-coherent transactions amongst CoreNet end-points
- A frontside 2-Mbyte L3 Cache with ECC
- CoreNet bridges between the CoreNet fabric the I/Os, data path accelerators, and high and low speed peripheral interfaces
- Two 10-Gigabit Ethernet (XAUI) controllers
- Eight 1-Gigabit Ethernet controllers
- Two 64-bit DDR2/DDR3 SDRAM memory controllers with ECC
- Multicore Programmable Interrupt Controller
- Four I ${ }^{2} \mathrm{C}$ controllers
- Four 2-pin UARTs or two 4-pin UARTs
- Two 4-channel DMA engines
- Enhanced local bus controller (eLBC)
- Three PCI Express 2.0 controllers/ports
- Two serial RapidIO® 1.2 controllers/ports
- Enhanced secure digital host controller (SD/MMC)
- Enhanced Serial peripheral interfaces (eSPI)
- High-speed USB controller (USB 2.0)
- Host and device support
- Enhanced host controller interface (EHCI)
- ULPI interface to PHY
- Data Path Acceleration Architecture (DPAA) incorporating acceleration for the following functions:
- Frame Manager (FMan) for packet parsing, classification, and distribution
- Queue Manager (QMan) for scheduling, packet sequencing, and congestion management
- Hardware Buffer Manager (BMan) for buffer allocation and de-allocation
- Encryption/decryption (SEC 4.0)
- Regex pattern matching (PME 2.0)
- 1295 FC-PBGA package


## Table of Contents

1 Pin Assignments and Reset States .....  3
1.1 1295 FC-PBGA Ball Layout Diagrams .....  3
1.2 Pinout List ..... 9
2 Electrical Characteristics ..... 52
2.1 Overall DC Electrical Characteristics ..... 52
2.2 Power Sequencing ..... 58
2.3 Power Down Requirements. ..... 60
2.4 Power Characteristics ..... 60
2.5 Thermal. ..... 61
2.6 Input Clocks ..... 62
2.7 RESET Initialization ..... 64
2.8 Power-on Ramp Rate ..... 65
2.9 DDR2 and DDR3 SDRAM Controller ..... 65
2.10 eSPI ..... 74
2.11 DUART ..... 76
2.12 Ethernet: Data Path Three-Speed Ethernet (dTSEC), Management Interface 1 and 2, IEEE Std 1588™ ..... 77
2.13 USB ..... 84
2.14 Enhanced Local Bus Interface ..... 86
2.15 Enhanced Secure Digital Host Controller (eSDHC) ..... 91
2.16 Programmable Interrupt Controller (PIC) Specifications93
2.17 JTAG Controller ..... 94
$2.18 \mathrm{I}^{2} \mathrm{C}$. ..... 96
2.19 GPIO ..... 99
2.20 High-Speed Serial Interfaces (HSSI) ..... 100
3 Hardware Design Considerations ..... 129
3.1 System Clocking ..... 129
3.2 Supply Power Setting ..... 136
3.3 Power Supply Design ..... 138
3.4 Decoupling Recommendations ..... 139
3.5 SerDes Block Power Supply
Decoupling Recommendations ..... 139
3.6 Connection Recommendations ..... 140
3.7 Recommended Thermal Model ..... 148
3.8 Thermal Management Information ..... 148
4 Package Information ..... 149
4.1 Package Parameters for the P4080 FC-PBGA ..... 149
4.2 Mechanical Dimensions of the P4080 FC-PBGA ..... 151
5 Security Fuse Processor ..... 152
6 Ordering Information ..... 152
6.1 Part Numbering Nomenclature ..... 152
6.2 Orderable Part Numbers Addressed by This Document ..... 153
7 Revision History ..... 153

Figure 1 shows the major functional units within the P4080.


Figure 1. P4080 QorlQ Preliminary Block Diagram

## 1 Pin Assignments and Reset States

### 1.1 1295 FC-PBGA Ball Layout Diagrams

Figure 2 shows the top view of the P4080 FC-PBGA ball map diagram.


Figure 2. P4080-1295 BGA Ball Map Diagram (Top View)


DETAIL A
Figure 3. P4080-1295 BGA Ball Map Diagram (Detail View A)

## Pin Assignments and Reset States



## DETAIL B

Figure 4. P4080-1295 BGA Ball Map Diagram (Detail View B)

## DETAIL C



Figure 5. P4080-1295 BGA Ball Map Diagram (Detail View C)

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Pin Assignments and Reset States

## DETAIL D



Figure 6. P4080-1295 BGA Ball Map Diagram (Detail View D)

### 1.2 Pinout List

Table 1 provides the pinout listing for the P4080 by bus.
Table 1. P4080 Pins List by Bus

| Signal | Signal Description | Package Pin Number | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DDR SDRAM Memory Interface 1 |  |  |  |  |  |
| D1_MDQ00 | Data | A17 | I/O | GV DD | - |
| D1_MDQ01 | Data | D17 | I/O | GV ${ }_{\text {DD }}$ | - |
| D1_MDQ02 | Data | C14 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D1_MDQ03 | Data | A14 | I/O | GV DD | - |
| D1_MDQ04 | Data | C17 | I/O | GV ${ }_{\text {DD }}$ | - |
| D1_MDQ05 | Data | B17 | I/O | GV DD | - |
| D1_MDQ06 | Data | A15 | I/O | GV DD | - |
| D1_MDQ07 | Data | B15 | I/O | GV ${ }_{\text {DD }}$ | - |
| D1_MDQ08 | Data | D15 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ09 | Data | G15 | I/O | GV DD | - |
| D1_MDQ10 | Data | E12 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ11 | Data | G12 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ12 | Data | F16 | I/O | GV DD | - |
| D1_MDQ13 | Data | E15 | I/O | $\mathrm{GV}_{\text {DD }}$ | - |
| D1_MDQ14 | Data | E13 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ15 | Data | F13 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ16 | Data | C8 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ17 | Data | D12 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ18 | Data | E9 | I/O | $\mathrm{GV}_{\text {DD }}$ | - |
| D1_MDQ19 | Data | E10 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ20 | Data | C11 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ21 | Data | C10 | I/O | $\mathrm{GV}_{\text {DD }}$ | - |
| D1_MDQ22 | Data | E6 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ23 | Data | E7 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ24 | Data | F7 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D1_MDQ25 | Data | F11 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ26 | Data | H10 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ27 | Data | J10 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ28 | Data | F10 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ29 | Data | F8 | I/O | GV DD | - |
| D1_MDQ30 | Data | H7 | I/O | GV ${ }_{\text {DD }}$ | - |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Pin Assignments and Reset States

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | $\begin{aligned} & \text { Pin } \\ & \text { Type } \end{aligned}$ | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| D1_MDQ31 | Data | H9 | I/O | GV DD | - |
| D1_MDQ32 | Data | AC7 | I/O | GV DD | - |
| D1_MDQ33 | Data | AC6 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D1_MDQ34 | Data | AF6 | I/O | GV DD | - |
| D1_MDQ35 | Data | AF7 | I/O | GV DD | - |
| D1_MDQ36 | Data | AB5 | I/O | GV ${ }_{\text {DD }}$ | - |
| D1_MDQ37 | Data | AB6 | I/O | GV DD | - |
| D1_MDQ38 | Data | AE5 | I/O | $\mathrm{GV}_{\text {DD }}$ | - |
| D1_MDQ39 | Data | AE6 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ40 | Data | AG5 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ41 | Data | AH9 | I/O | $\mathrm{GV}_{\text {DD }}$ | - |
| D1_MDQ42 | Data | AJ9 | I/O | GV ${ }_{\text {DD }}$ | - |
| D1_MDQ43 | Data | AJ10 | I/O | GV DD | - |
| D1_MDQ44 | Data | AG8 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ45 | Data | AG7 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ46 | Data | AJ6 | I/O | GV DD | - |
| D1_MDQ47 | Data | AJ7 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D1_MDQ48 | Data | AL9 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ49 | Data | AL8 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ50 | Data | AN10 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ51 | Data | AN11 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ52 | Data | AK8 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ53 | Data | AK7 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ54 | Data | AN7 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ55 | Data | AN8 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ56 | Data | AT9 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ57 | Data | AR10 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ58 | Data | AT13 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ59 | Data | AR13 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ60 | Data | AP9 | I/O | GV DD | - |
| D1_MDQ61 | Data | AR9 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ62 | Data | AR12 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQ63 | Data | AP12 | I/O | $G V_{\text {DD }}$ | - |
| D1_MECC0 | Error Correcting Code | K9 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| D1_MECC1 | Error Correcting Code | J5 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D1_MECC2 | Error Correcting Code | L10 | I/O | $G V_{\text {DD }}$ | - |
| D1_MECC3 | Error Correcting Code | M10 | I/O | $G V_{\text {DD }}$ | - |
| D1_MECC4 | Error Correcting Code | J8 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D1_MECC5 | Error Correcting Code | J7 | I/O | $G V_{\text {DD }}$ | - |
| D1_MECC6 | Error Correcting Code | L7 | I/O | $G V_{\text {DD }}$ | - |
| D1_MECC7 | Error Correcting Code | L9 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D1_MAPAR_ERR | Address Parity Error | N8 | 1 | $G V_{\text {DD }}$ | 4 |
| D1_MAPAR_OUT | Address Parity Out | Y7 | 0 | $G V_{\text {DD }}$ | - |
| D1_MDM0 | Data Mask | A16 | 0 | $G V_{\text {DD }}$ | - |
| D1_MDM1 | Data Mask | D14 | 0 | $G V_{\text {DD }}$ | - |
| D1_MDM2 | Data Mask | D11 | 0 | $G V_{\text {DD }}$ | - |
| D1_MDM3 | Data Mask | G11 | 0 | $G V_{D D}$ | - |
| D1_MDM4 | Data Mask | AD7 | O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D1_MDM5 | Data Mask | AH8 | 0 | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D1_MDM6 | Data Mask | AL11 | 0 | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D1_MDM7 | Data Mask | AT10 | 0 | $G V_{\text {DD }}$ | - |
| D1_MDM8 | Data Mask | K8 | O | $G V_{\text {DD }}$ | - |
| D1_MDQS0 | Data Strobe | C16 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQS1 | Data Strobe | G14 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQS2 | Data Strobe | D9 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQS3 | Data Strobe | G9 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQS4 | Data Strobe | AD5 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQS5 | Data Strobe | AH6 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQS6 | Data Strobe | AM10 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQS7 | Data Strobe | AT12 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D1_MDQS8 | Data Strobe | K6 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQS0 | Data Strobe | B16 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQS1 | Data Strobe | F14 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQS2 | Data Strobe | D8 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D1_MDQS3 | Data Strobe | G8 | I/O | $G V_{\text {DD }}$ | - |
| D1_MDQS4 | Data Strobe | AD4 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D1_MDQS5 | Data Strobe | AH5 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D1_MDQS6 | Data Strobe | AM9 | I/O | $G V_{\text {DD }}$ | - |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

Pin Assignments and Reset States
Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { D1_MDQS7 }}$ | Data Strobe | AT11 | I/O | $G V_{\text {DD }}$ | - |
| $\overline{\text { D1_MDQS8 }}$ | Data Strobe | K5 | I/O | GV ${ }_{\text {DD }}$ | - |
| D1_MBA0 | Bank Select | AA8 | 0 | $G V_{\text {DD }}$ | - |
| D1_MBA1 | Bank Select | Y10 | 0 | $G V_{\text {DD }}$ | - |
| D1_MBA2 | Bank Select | M8 | 0 | $G V_{\text {DD }}$ | - |
| D1_MA00 | Address | Y9 | 0 | $G V_{\text {DD }}$ | - |
| D1_MA01 | Address | U6 | 0 | $G V_{\text {DD }}$ | - |
| D1_MA02 | Address | U7 | 0 | $G V_{\text {DD }}$ | - |
| D1_MA03 | Address | U9 | 0 | $G V_{\text {DD }}$ | - |
| D1_MA04 | Address | U10 | 0 | $G V_{\text {DD }}$ | - |
| D1_MA05 | Address | T8 | 0 | $G V_{\text {DD }}$ | - |
| D1_MA06 | Address | T9 | 0 | $G V_{\text {DD }}$ | - |
| D1_MA07 | Address | R8 | 0 | $G V_{\text {DD }}$ | - |
| D1_MA08 | Address | R7 | 0 | $G V_{\text {DD }}$ | - |
| D1_MA09 | Address | P6 | 0 | $G V_{\text {DD }}$ | - |
| D1_MA10 | Address | AA7 | 0 | $G V_{\text {DD }}$ | - |
| D1_MA11 | Address | P7 | 0 | $G V_{\text {DD }}$ | - |
| D1_MA12 | Address | N6 | 0 | $G V_{\text {DD }}$ | - |
| D1_MA13 | Address | AE8 | 0 | $G V_{\text {DD }}$ | - |
| D1_MA14 | Address | M7 | 0 | $G V_{\text {DD }}$ | - |
| D1_MA15 | Address | L6 | 0 | $G V_{\text {DD }}$ | - |
| D1_MWE | Write Enable | AB8 | 0 | $G V_{\text {DD }}$ | - |
| D1_MRAS | Row Address Strobe | AA10 | 0 | $G V_{\text {DD }}$ | - |
| $\overline{\text { D1_MCAS }}$ | Column Address Strobe | AC10 | 0 | $G V_{\text {DD }}$ | - |
| D1_MCS0 | Chip Select | AC9 | 0 | $G V_{\text {DD }}$ | - |
| D1_MCS1 | Chip Select | AE9 | 0 | $G V_{\text {DD }}$ | - |
| D1_MCS2 | Chip Select | AB9 | 0 | $G V_{\text {DD }}$ | - |
| D1_MCS3 | Chip Select | AF9 | 0 | $G V_{\text {DD }}$ | - |
| D1_MCKE0 | Clock Enable | P10 | 0 | $G V_{\text {DD }}$ | - |
| D1_MCKE1 | Clock Enable | R10 | 0 | $G V_{\text {DD }}$ | - |
| D1_MCKE2 | Clock Enable | P9 | 0 | $G V_{\text {DD }}$ | - |
| D1_MCKE3 | Clock Enable | N9 | 0 | $G V_{\text {DD }}$ | - |
| D1_MCK0 | Clock | W6 | 0 | $G V_{\text {DD }}$ | - |
| D1_MCK1 | Clock | V6 | 0 | $G V_{\text {DD }}$ | - |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| D1_MCK2 | Clock | V8 | O | GV ${ }_{\text {DD }}$ | - |
| D1_MCK3 | Clock | W9 | 0 | GV ${ }_{\text {DD }}$ | - |
| D1_MCK4 | Clock | F1 | O | GV ${ }_{\text {DD }}$ | - |
| D1_MCK5 | Clock | AL1 | O | GV ${ }_{\text {DD }}$ | - |
| D1_MCK0 | Clock Complements | W5 | 0 | GV ${ }_{\text {DD }}$ | - |
| $\overline{\overline{\text { D1_MCK1 }}}$ | Clock Complements | V5 | O | GV DD | - |
| D1_MCK2 | Clock Complements | V9 | 0 | $G V_{\text {DD }}$ | - |
| D1_MCK3 | Clock Complements | W8 | O | GV ${ }_{\text {DD }}$ | - |
| $\overline{\text { D1_MCK4 }}$ | Clock Complements | F2 | 0 | GV ${ }_{\text {DD }}$ | - |
| D1_MCK5 | Clock Complements | AL2 | 0 | $G V_{\text {DD }}$ | - |
| D1_MODT0 | On Die Termination | AD10 | O | GV DD | - |
| D1_MODT1 | On Die Termination | AG10 | 0 | GV ${ }_{\text {DD }}$ | - |
| D1_MODT2 | On Die Termination | AD8 | 0 | $G V_{\text {DD }}$ | - |
| D1_MODT3 | On Die Termination | AF10 | O | $G V_{\text {DD }}$ | - |
| D1_MDIC0 | Driver Impedance Calibration | T6 | I/O | GV ${ }_{\text {DD }}$ | 16 |
| D1_MDIC1 | Driver Impedance Calibration | AA5 | I/O | GV DD | 16 |
| DDR SDRAM Memory Interface 2 |  |  |  |  |  |
| D2_MDQ00 | Data | C13 | I/O | GV ${ }_{\text {DD }}$ | - |
| D2_MDQ01 | Data | A12 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ02 | Data | B9 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ03 | Data | A8 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ04 | Data | A13 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ05 | Data | B13 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ06 | Data | B10 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ07 | Data | A9 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ08 | Data | A7 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ09 | Data | D6 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ10 | Data | A4 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ11 | Data | B4 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ12 | Data | C7 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ13 | Data | B7 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ14 | Data | C5 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ15 | Data | D5 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ16 | Data | B1 | I/O | $G V_{\text {DD }}$ | - |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| D2_MDQ17 | Data | B3 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MDQ18 | Data | D3 | I/O | $\mathrm{GV}_{\text {DD }}$ | - |
| D2_MDQ19 | Data | E1 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MDQ20 | Data | A3 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MDQ21 | Data | A2 | I/O | $\mathrm{GV}_{\text {DD }}$ | - |
| D2_MDQ22 | Data | D1 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MDQ23 | Data | D2 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ24 | Data | F4 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MDQ25 | Data | F5 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ26 | Data | H4 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MDQ27 | Data | H6 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MDQ28 | Data | E4 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MDQ29 | Data | E3 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ30 | Data | H3 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MDQ31 | Data | H1 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ32 | Data | AG4 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ33 | Data | AG2 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MDQ34 | Data | AJ3 | I/O | GV ${ }_{\text {DD }}$ | - |
| D2_MDQ35 | Data | AJ1 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ36 | Data | AF4 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MDQ37 | Data | AF3 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MDQ38 | Data | AH1 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ39 | Data | AJ4 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MDQ40 | Data | AL6 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ41 | Data | AL5 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ42 | Data | AN4 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MDQ43 | Data | AN5 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MDQ44 | Data | AK5 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ45 | Data | AK4 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ46 | Data | AM6 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ47 | Data | AM7 | I/O | $\mathrm{GV}_{\text {DD }}$ | - |
| D2_MDQ48 | Data | AN1 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MDQ49 | Data | AP3 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MDQ50 | Data | AT1 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |

## Pin Assignments and Reset States

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| D2_MDQ51 | Data | AT2 | I/O | GV ${ }_{\text {DD }}$ | - |
| D2_MDQ52 | Data | AM1 | I/O | GV ${ }_{\text {DD }}$ | - |
| D2_MDQ53 | Data | AN2 | I/O | GV ${ }_{\text {DD }}$ | - |
| D2_MDQ54 | Data | AR3 | I/O | GV ${ }_{\text {DD }}$ | - |
| D2_MDQ55 | Data | AT3 | I/O | $\mathrm{GV}_{\text {DD }}$ | - |
| D2_MDQ56 | Data | AP5 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ57 | Data | AT5 | I/O | $\mathrm{GV}_{\text {DD }}$ | - |
| D2_MDQ58 | Data | AP8 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ59 | Data | AT8 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ60 | Data | AR4 | I/O | $\mathrm{GV}_{\text {DD }}$ | - |
| D2_MDQ61 | Data | AT4 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MDQ62 | Data | AR7 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQ63 | Data | AT7 | I/O | GV ${ }_{\text {DD }}$ | - |
| D2_MECC0 | Error Correcting Code | J1 | I/O | $G V_{\text {DD }}$ | - |
| D2_MECC1 | Error Correcting Code | K3 | I/O | $G V_{\text {DD }}$ | - |
| D2_MECC2 | Error Correcting Code | M5 | I/O | GV DD | - |
| D2_MECC3 | Error Correcting Code | N5 | I/O | $G V_{\text {DD }}$ | - |
| D2_MECC4 | Error Correcting Code | J4 | I/O | $G V_{\text {DD }}$ | - |
| D2_MECC5 | Error Correcting Code | J2 | I/O | $G V_{\text {DD }}$ | - |
| D2_MECC6 | Error Correcting Code | L3 | I/O | $G V_{\text {DD }}$ | - |
| D2_MECC7 | Error Correcting Code | L4 | 1/O | $G V_{\text {DD }}$ | - |
| D2_MAPAR_ERR | Address Parity Error | N2 | 1 | $G V_{\text {DD }}$ | 4 |
| D2_MAPAR_OUT | Address Parity Out | Y1 | 0 | $G V_{\text {DD }}$ | - |
| D2_MDM0 | Data Mask | B12 | 0 | $G V_{\text {DD }}$ | - |
| D2_MDM1 | Data Mask | B6 | 0 | $G V_{\text {DD }}$ | - |
| D2_MDM2 | Data Mask | C4 | 0 | $G V_{\text {DD }}$ | - |
| D2_MDM3 | Data Mask | G3 | 0 | $G V_{\text {DD }}$ | - |
| D2_MDM4 | Data Mask | AG1 | 0 | $G V_{\text {DD }}$ | - |
| D2_MDM5 | Data Mask | AL3 | 0 | $G V_{\text {DD }}$ | - |
| D2_MDM6 | Data Mask | AP2 | 0 | $G V_{\text {DD }}$ | - |
| D2_MDM7 | Data Mask | AP6 | 0 | $G V_{\text {DD }}$ | - |
| D2_MDM8 | Data Mask | K2 | 0 | $G V_{\text {DD }}$ | - |
| D2_MDQS0 | Data Strobe | A10 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQS1 | Data Strobe | A5 | I/O | GV ${ }_{\text {DD }}$ | - |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Pin Assignments and Reset States

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | Pin <br> Type | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| D2_MDQS2 | Data Strobe | C2 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQS3 | Data Strobe | G6 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQS4 | Data Strobe | AH2 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MDQS5 | Data Strobe | AM4 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQS6 | Data Strobe | AR1 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MDQS7 | Data Strobe | AR6 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MDQS8 | Data Strobe | L1 | I/O | $\mathrm{GV}_{\text {DD }}$ | - |
| D2_MDQS0 | Data Strobe | A11 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MDQS1 | Data Strobe | A6 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQS2 | Data Strobe | C1 | I/O | $\mathrm{GV}_{\text {DD }}$ | - |
| D2_MDQS3 | Data Strobe | G5 | I/O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MDQS4 | Data Strobe | AH3 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQS5 | Data Strobe | AM3 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQS6 | Data Strobe | AP1 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQS7 | Data Strobe | AT6 | I/O | $G V_{\text {DD }}$ | - |
| D2_MDQS8 | Data Strobe | K1 | I/O | $G V_{\text {DD }}$ | - |
| D2_MBA0 | Bank Select | AA3 | 0 | $G V_{\text {DD }}$ | - |
| D2_MBA1 | Bank Select | AA1 | 0 | $G V_{\text {DD }}$ | - |
| D2_MBA2 | Bank Select | M1 | 0 | $G V_{\text {DD }}$ | - |
| D2_MA00 | Address | Y4 | 0 | $G V_{\text {DD }}$ | - |
| D2_MA01 | Address | U1 | 0 | $G V_{\text {DD }}$ | - |
| D2_MA02 | Address | U4 | 0 | $G V_{\text {DD }}$ | - |
| D2_MA03 | Address | T1 | 0 | $G V_{\text {DD }}$ | - |
| D2_MA04 | Address | T2 | 0 | GV DD | - |
| D2_MA05 | Address | T3 | 0 | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MA06 | Address | R1 | 0 | $G V_{\text {DD }}$ | - |
| D2_MA07 | Address | R4 | 0 | $G V_{\text {DD }}$ | - |
| D2_MA08 | Address | R2 | 0 | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MA09 | Address | P1 | 0 | $\mathrm{GV}_{\text {DD }}$ | - |
| D2_MA10 | Address | AA2 | 0 | $G V_{\text {DD }}$ | - |
| D2_MA11 | Address | P3 | 0 | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MA12 | Address | N1 | 0 | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MA13 | Address | AC4 | 0 | $G V_{\text {DD }}$ | - |
| D2_MA14 | Address | N3 | O | GV ${ }_{\text {DD }}$ | - |

## Pin Assignments and Reset States

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | Pin Type | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| D2_MA15 | Address | M2 | 0 | $G V_{\text {DD }}$ | - |
| D2_MWE | Write Enable | AB2 | O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MRAS | Row Address Strobe | AB1 | O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MCAS | Column Address Strobe | AC3 | O | $G V_{\text {DD }}$ | - |
| D2_MCS0 | Chip Select | AC1 | O | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MCS1 | Chip Select | AE1 | 0 | $G V_{\text {DD }}$ | - |
| D2_MCS2 | Chip Select | AB3 | O | $G V_{\text {DD }}$ | - |
| D2_MCS3 | Chip Select | AE2 | 0 | $G V_{\text {DD }}$ | - |
| D2_MCKE0 | Clock Enable | R5 | 0 | $G V_{\text {DD }}$ | - |
| D2_MCKE1 | Clock Enable | T5 | O | $\mathrm{GV}_{\text {DD }}$ | - |
| D2_MCKE2 | Clock Enable | P4 | O | $G V_{\text {DD }}$ | - |
| D2_MCKE3 | Clock Enable | M4 | 0 | $G V_{D D}$ | - |
| D2_MCK0 | Clock | W3 | 0 | $G V_{\text {DD }}$ | - |
| D2_MCK1 | Clock | V3 | 0 | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MCK2 | Clock | V1 | 0 | $G V_{\text {DD }}$ | - |
| D2_MCK3 | Clock | W2 | 0 | $G V_{\text {DD }}$ | - |
| D2_MCK4 | Clock | G1 | 0 | $G V_{\text {DD }}$ | - |
| D2_MCK5 | Clock | AK2 | 0 | $G V_{\text {DD }}$ | - |
| D2_MCK0 | Clock Complements | W4 | 0 | $G V_{\text {DD }}$ | - |
| $\overline{\text { D2_MCK1 }}$ | Clock Complements | V4 | 0 | $G V_{\text {DD }}$ | - |
| D2_MCK2 | Clock Complements | V2 | 0 | $G V_{\text {DD }}$ | - |
| D2_MCK3 | Clock Complements | W1 | 0 | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| D2_MCK4 | Clock Complements | G2 | 0 | $G V_{\text {DD }}$ | - |
| D2_MCK5 | Clock Complements | AK1 | 0 | $G V_{\text {DD }}$ | - |
| D2_MODT0 | On Die Termination | AD2 | 0 | $G V_{\text {DD }}$ | - |
| D2_MODT1 | On Die Termination | AF1 | 0 | $G V_{\text {DD }}$ | - |
| D2_MODT2 | On Die Termination | AD1 | 0 | $G V_{\text {DD }}$ | - |
| D2_MODT3 | On Die Termination | AE3 | 0 | $G V_{\text {DD }}$ | - |
| D2_MDIC0 | Driver Impedance Calibration | AA4 | I/O | $G V_{\text {DD }}$ | 16 |
| D2_MDIC1 | Driver Impedance Calibration | Y6 | I/O | $G V_{\text {DD }}$ | 16 |
| Local Bus Controller Interface |  |  |  |  |  |
| LAD00 | Muxed Data/Address | K26 | I/O | $B V_{\text {DD }}$ | 3 |
| LAD01 | Muxed Data/Address | L26 | I/O | $B V_{\text {DD }}$ | 3 |
| LAD02 | Muxed Data/Address | J26 | I/O | $B V_{\text {DD }}$ | 3 |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Pin Assignments and Reset States

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | Pin Type | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LAD03 | Muxed Data/Address | H25 | I/O | $B V_{\text {DD }}$ | 3 |
| LAD04 | Muxed Data/Address | F25 | I/O | $B V_{\text {DD }}$ | 3 |
| LAD05 | Muxed Data/Address | H24 | I/O | $B V_{\text {DD }}$ | 3 |
| LAD06 | Muxed Data/Address | G24 | I/O | $B V_{\text {DD }}$ | 3 |
| LAD07 | Muxed Data/Address | G23 | I/O | $B V_{\text {DD }}$ | 3 |
| LAD08 | Muxed Data/Address | E23 | I/O | $B V_{\text {DD }}$ | 3 |
| LAD09 | Muxed Data/Address | D23 | I/O | $B V_{\text {DD }}$ | 3 |
| LAD10 | Muxed Data/Address | J22 | I/O | $B V_{\text {DD }}$ | 3 |
| LAD11 | Muxed Data/Address | G22 | I/O | $B V_{\text {DD }}$ | 3 |
| LAD12 | Muxed Data/Address | F19 | I/O | $B V_{\text {DD }}$ | 3 |
| LAD13 | Muxed Data/Address | J18 | I/O | $B V_{\text {DD }}$ | 3 |
| LAD14 | Muxed Data/Address | K18 | I/O | $B V_{\text {DD }}$ | 3 |
| LAD15 | Muxed Data/Address | J17 | I/O | $B V_{\text {DD }}$ | 3 |
| LDP0 | Data Parity | J24 | I/O | $B V_{\text {DD }}$ | - |
| LDP1 | Data Parity | K23 | I/O | $B V_{\text {DD }}$ | - |
| LA16 | Address | J25 | 0 | $B V_{\text {DD }}$ | 35 |
| LA17 | Address | G25 | O | $B V_{\text {DD }}$ | 35 |
| LA18 | Address | H23 | 0 | $B V_{\text {DD }}$ | 35 |
| LA19 | Address | F22 | 0 | $B V_{\text {DD }}$ | 35 |
| LA20 | Address | H22 | 0 | $B V_{\text {DD }}$ | 35 |
| LA21 | Address | E21 | 0 | $B V_{\text {DD }}$ | 35 |
| LA22 | Address | F21 | 0 | $B V_{\text {DD }}$ | 35 |
| LA23 | Address | H21 | 0 | $B V_{\text {DD }}$ | 3, 4 |
| LA24 | Address | K21 | 0 | $B V_{\text {DD }}$ | 3, 4, 38 |
| LA25 | Address | G20 | 0 | $B V_{\text {DD }}$ | 35 |
| LA26 | Address | J20 | 0 | $B V_{\text {DD }}$ | - |
| LA27 | Address | K20 | O | $B V_{\text {DD }}$ | - |
| LA28 | Address | G19 | 0 | $B V_{\text {DD }}$ | - |
| LA29 | Address | H19 | 0 | $B V_{\text {DD }}$ | - |
| LA30 | Address | J19 | 0 | $B V_{\text {DD }}$ | - |
| LA31 | Address | G18 | O | $B V_{\text {DD }}$ | - |
| $\overline{\text { LCS0 }}$ | Chip Selects | D19 | 0 | $B V_{\text {DD }}$ | 5 |
| $\overline{\overline{\text { LCS1 }} 1}$ | Chip Selects | D20 | O | $B V_{\text {DD }}$ | 5 |
| LCS2 | Chip Selects | E20 | O | $B V_{\text {DD }}$ | 5 |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Pin Assignments and Reset States

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { LCS3 }}$ | Chip Selects | D21 | 0 | $B V_{D D}$ | 5 |
| $\overline{\text { LCS4 }}$ | Chip Selects | D22 | 0 | $B V_{\text {DD }}$ | 5 |
| $\overline{\text { LCS5 }}$ | Chip Selects | B23 | 0 | $B V_{\text {DD }}$ | 5 |
| $\overline{\text { LCS6 }}$ | Chip Selects | F24 | 0 | $B V_{\text {DD }}$ | 5 |
| $\overline{\overline{\text { LCS7 }}}$ | Chip Selects | G26 | 0 | $B V_{\text {DD }}$ | 5 |
| LWEO | Write Enable | D24 | 0 | $B V_{\text {DD }}$ | - |
| $\overline{\text { LWE1 }}$ | Write Enable | A24 | 0 | $B V_{\text {DD }}$ | - |
| LBCTL | Buffer Control | C22 | 0 | $B V_{\text {DD }}$ | - |
| LALE | Address Latch Enable | A23 | I/O | $B V_{D D}$ | - |
| LGPLO | UPM General Purpose Line 0/ LFCLE—FCM | B25 | 0 | $B V_{D D}$ | 3, 4 |
| LGPL1 | UPM General Purpose Line 1/ LFALE-FCM | E25 | 0 | $B V_{D D}$ | 3, 4 |
| LGPL2 | UPM General Purpose Line 2/ LOE_B—Output Enable | D25 | 0 | $B V_{\text {DD }}$ | 3, 4 |
| LGPL3 | UPM General Purpose LIne 3/ LFWP_B—FCM | H26 | 0 | $B V_{\text {DD }}$ | 3, 4 |
| LGPL4 | UPM General Purpose Line 4/ LGTA_B—FCM | C25 | I/O | $B V_{\text {DD }}$ | - |
| LGPL5 | UPM General Purpose Line 5 / Amux | E26 | 0 | $B V_{\text {DD }}$ | 3, 4 |
| LCLK0 | Local Bus Clock | C24 | 0 | $B V_{D D}$ | - |
| LCLK1 | Local Bus Clock | C23 | 0 | $B V_{\text {DD }}$ | - |
| DMA |  |  |  |  |  |
| $\overline{\text { DMA1_DREQ0/GPIO18 }}$ | DMA1 Channel 0 Request | AP21 | 1 | OV DD | 26 |
| $\overline{\text { DMA1_DACK0/GPIO19 }}$ | DMA1 Channel 0 Acknowledge | AL19 | 0 | OV DD | 26 |
| DMA1_DDONE0 | DMA1 Channel 0 Done | AN21 | 0 | $\mathrm{OV}_{\mathrm{DD}}$ | 4,27 |
| (DMA2_DREQ0/GPIO20/ALT_MDVAL | DMA2 Channel 0 Request | AJ20 | 1 | OV ${ }_{\text {DD }}$ | 26 |
| 亠̄DMA2_DACK0/EV7/ALT_MDSRCID0 | DMA2 Channel 0 Acknowledge | AG19 | 0 | OV DD | 26 |
| (DMA2_DDONE0/EVT8/ALT_MDSRCID1 | DMA2 Channel 0 Done | AP20 | 0 | OV DD | 26 |
| USB Host Port 1 |  |  |  |  |  |
| USB1_D7/EC1_TXD3 | USB1 Data bits | AP36 | I/O | LV ${ }_{\text {DD }}$ | 35 |
| USB1_D6/EC1_TXD2 | USB1 Data bits | AT34 | I/O | LV ${ }_{\text {DD }}$ | 35 |
| USB1_D5/EC1_TXD1 | USB1 Data bits | AR34 | I/O | LV ${ }_{\text {DD }}$ | 35 |
| USB1_D4/EC1_TXD0 | USB1 Data bits | AT35 | I/O | $\mathrm{LV}_{\mathrm{DD}}$ | 35 |
| USB1_D3/EC1_RXD3 | USB1 Data bits | AM33 | I/O | $\mathrm{LV}_{\mathrm{DD}}$ | 27 |

## Pin Assignments and Reset States

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package <br> Pin Number | Pin <br> Type | Power <br> Supply | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: |
| USB1_D2/EC1_RXD2 | USB1 Data bits | AN34 | I/O | LV | 27 |
| USB1_D1/EC1_RXD1 | USB1 Data bits | AN35 | I/O | LV $_{\text {DD }}$ | 27 |
| USB1_D0/EC1_RXD0 | USB1 Data bits | AN36 | I/O | LV $_{\text {DD }}$ | 27 |
| USB1_STP/EC1_TX_EN | USB1 Stop | AR36 | O | LV $_{\text {DD }}$ | - |
| USB1_NXT/EC1_RX_DV | USB1 Next data | AM34 | I | LV $_{\text {DD }}$ | 27 |
| USB1_DIR/EC1_RX_CLK | USB1 Data Direction | AM36 | I | LV $_{\text {DD }}$ | 27 |
| USB1_CLK/EC1_GTX_CLK | USB1 bus clock | AP35 | I | LV $_{\text {DD }}$ | 26 |

USB Host Port 2

| USB2_D7/EC2_TXD3 | USB2 Data bits | AT31 | I/O | LV ${ }_{\text {DD }}$ | 35 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| USB2_D6/EC2_TXD2 | USB2 Data bits | AP30 | I/O | $\mathrm{LV}_{\mathrm{DD}}$ | 35 |
| USB2_D5/EC2_TXD1 | USB2 Data bits | AR30 | I/O | $\mathrm{LV}_{\mathrm{DD}}$ | 35 |
| USB2_D4/EC2_TXD0 | USB2 Data bits | AT30 | I/O | $\mathrm{LV}_{\text {DD }}$ | 35 |
| USB2_D3/EC2_RXD3 | USB2 Data bits | AP33 | I/O | $\mathrm{LV}_{\mathrm{DD}}$ | 27 |
| USB2_D2/EC2_RXD2 | USB2 Data bits | AN32 | I/O | $\mathrm{LV}_{\mathrm{DD}}$ | 27 |
| USB2_D1/EC2_RXD1 | USB2 Data bits | AP32 | I/O | LV DD | 27 |
| USB2_D0/EC2_RXD0 | USB2 Data bits | AT32 | I/O | $\mathrm{LV}_{\mathrm{DD}}$ | 27 |
| USB2_STP/EC2_TX_EN | USB2 Stop | AR31 | O | LV ${ }_{\text {DD }}$ | - |
| USB2_NXT/EC2_RX_DV | USB2 Next data | AR33 | 1 | LV DD | 27 |
| USB2_DIR/EC2_RX_CLK | USB2 Data Direction | AT33 | I | $\mathrm{LV}_{\mathrm{DD}}$ | 27 |
| USB2_CLK/EC2_GTX_CLK | USB2 bus clock | AN31 | 1 | $\mathrm{LV}_{\mathrm{DD}}$ | 26 |


| Programmable Interrupt Controller |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| IRQ00 | External Interrupts | AJ16 | I | OV $_{\text {DD }}$ | - |  |
| IRQ01 | External Interrupts | AH16 | I | OV $_{\text {DD }}$ | - |  |
| IRQ02 | External Interrupts | AK12 | I | OV $_{\text {DD }}$ | - |  |
| IRQ03/GPIO21 | External Interrupts | AJ15 | I | OV $_{\text {DD }}$ | 26 |  |
| IRQ04/GPIO22 | External Interrupts | AH17 | I | OV $_{\text {DD }}$ | 26 |  |
| IRQ05/GPIO23 | External Interrupts | AJ13 | I | OV $_{\text {DD }}$ | 26 |  |
| IRQ06/GPIO24 | External Interrupts | AG17 | I | OV $_{\text {DD }}$ | 26 |  |
| IRQ07/GPIO25 | External Interrupts | AM13 | I | OV $_{\text {DD }}$ | 26 |  |
| IRQ08/GPIO26 | External Interrupts | AG13 | I | OV $_{\text {DD }}$ | 26 |  |
| IRQ09/GPIO27 | External Interrupts | AK11 | I | OV $_{\text {DD }}$ | 26 |  |
| IRQ10/GPIO28 | External Interrupts | AH14 | I | OV $_{\text {DD }}$ | 26 |  |
| IRQ11/GPIO29 | External Interrupts | AL12 | I | OV $_{\text {DD }}$ | 26 |  |
| IRQ_OUT/EVT9 | Interrupt Output | AK14 | O | OV $_{\text {DD }}$ | $1,2,26$ |  |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0
20

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | Pin Type | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TMP_DETECT | Tamper Detect | AN19 | I | $\mathrm{OV}_{\mathrm{DD}}$ | 27 |
| eSDHC |  |  |  |  |  |
| SDHC_CMD | Command/Response | AG23 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ | - |
| SDHC_DATO | Data | AP24 | I/O | OV ${ }_{\text {DD }}$ | - |
| SDHC_DAT1 | Data | AT24 | I/O | OV ${ }_{\text {DD }}$ | - |
| SDHC_DAT2 | Data | AM23 | I/O | OV DD | - |
| SDHC_DAT3 | Data | AG22 | I/O | OV ${ }_{\text {DD }}$ | - |
| SDHC_DAT4/\PPI_CSO | Data | AN29 | I/O | $C V_{\text {DD }}$ | 26, 37 |
| SDHC_DAT5/\PPI_CS1 | Data | AJ28 | I/O | $\mathrm{CV}_{\mathrm{DD}}$ | 26, 37 |
| SDHC_DAT6/SPI_CS2 | Data | AR29 | I/O | CV DD | 26, 37 |
| SDHC_DAT7/\PPI_CS3 | Data | AM29 | I/O | $C V_{\text {DD }}$ | 26, 37 |
| SDHC_CLK | Host to Card Clock | AL23 | O | OV ${ }_{\text {DD }}$ | - |
| $\overline{\text { SDHC_CD/IIC3_SCL/GPIO16 }}$ | Card Detection | AK13 | 1 | OV DD | 26, 27 |
| SDHC_WP/IIC3_SDA/GPIO17 | Card Write Protection | AM14 | 1 | OV DD | 26, 27 |
| eSPI |  |  |  |  |  |
| SPI_MOSI | Master Out Slave In | AT29 | I/O | $\mathrm{CV}_{\text {DD }}$ | - |
| SPI_MISO | Master In Slave Out | AH28 | I | $C V_{\text {DD }}$ | - |
| SPI_CLK | eSPI clock | AK29 | 0 | CV DD | - |
| SPI_CS0/SDHC_DAT4 | eSPI chip select | AN29 | O | $C V_{\text {DD }}$ | 26 |
| $\overline{\text { SPI_CS1/SDHC_DAT5 }}$ | eSPI chip select | AJ28 | O | $C V_{\text {DD }}$ | 26 |
| SPI_CS2/SDHC_DAT6 | eSPI chip select | AR29 | 0 | $C V_{\text {DD }}$ | 26 |
| SPI_CS3/SDHC_DAT7 | eSPI chip select | AM29 | O | $C V_{\text {DD }}$ | 26 |
| IEEE 1588 |  |  |  |  |  |
| TSEC_1588_CLK_IN | Clock In | AL35 | I | LV ${ }_{\text {DD }}$ | - |
| TSEC_1588_TRIG_IN1 | Trigger ln 1 | AL36 | 1 | LV ${ }_{\text {DD }}$ | - |
| TSEC_1588_TRIG_IN2 | Trigger In 2 | AK36 | 1 | LV ${ }_{\text {DD }}$ | - |
| TSEC_1588_ALARM_OUT1 | Alarm Out 1 | AJ36 | 0 | LV ${ }_{\text {DD }}$ | - |
| TSEC_1588_ALARM_OUT2/GPIO30 | Alarm Out 2 | AK35 | 0 | LV ${ }_{\text {DD }}$ | 26 |
| TSEC_1588_CLK_OUT | Clock Out | AM30 | 0 | LV ${ }_{\text {DD }}$ | - |
| TSEC_1588_PULSE_OUT1 | Pulse Out1 | AL30 | 0 | LV ${ }_{\text {DD }}$ | - |
| TSEC_1588_PULSE_OUT2/GPIO31 | Pulse Out2 | AJ34 | 0 | LV ${ }_{\text {DD }}$ | 26 |
| Ethernet MII Management Interface 1 |  |  |  |  |  |
| EMI1_MDC | Management Data Clock | AJ33 | 0 | LV DD | - |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Pin Assignments and Reset States

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| EMI1_MDIO | Management Data In/Out | AL32 | I/O | LV ${ }_{\text {DD }}$ | - |
| Ethernet MII Management Interface 2 |  |  |  |  |  |
| EMI2_MDC | Management Data Clock | AK30 | 0 | 1.2 V | $\begin{gathered} 2,18, \\ 22 \end{gathered}$ |
| EMI2_MDIO | Management Data In/Out | AJ30 | I/O | 1.2 V | $\begin{gathered} 2,18, \\ 22 \end{gathered}$ |
| Ethernet Reference Clock |  |  |  |  |  |
| EC_GTX_CLK125 | Reference Clock | AK34 | I | $\mathrm{LV}_{\mathrm{DD}}$ | 27 |
| Ethernet External Timestamping |  |  |  |  |  |
| EC_XTRNL_TX_STMP1 | External Timestamp Transmit 1 | AM31 | I | $\mathrm{LV}_{\mathrm{DD}}$ | - |
| EC_XTRNL_RX_STMP1 | External Timestamp Receive 1 | AK32 | 1 | LV ${ }_{\text {DD }}$ | - |
| EC_XTRNL_TX_STMP2 | External Timestamp Transmit 2 | AJ31 | 1 | LV ${ }_{\text {DD }}$ | - |
| EC_XTRNL_RX_STMP2 | External Timestamp Receive 2 | AK31 | 1 | LV ${ }_{\text {DD }}$ | - |
| Three-Speed Ethernet Controller 1 |  |  |  |  |  |
| EC1_TXD3/USB1_D7 | Transmit Data | AP36 | 0 | LV ${ }_{\text {DD }}$ | 26, 35 |
| EC1_TXD2/USB1_D6 | Transmit Data | AT34 | 0 | LV ${ }_{\text {DD }}$ | 26, 35 |
| EC1_TXD1/USB1_D5 | Transmit Data | AR34 | 0 | LV ${ }_{\text {DD }}$ | 26, 35 |
| EC1_TXD0/USB1_D4 | Transmit Data | AT35 | 0 | LV ${ }_{\text {DD }}$ | 26, 35 |
| EC1_TX_EN/USB1_STP | Transmit Enable | AR36 | 0 | LV ${ }_{\text {DD }}$ | 15 |
| EC1_GTX_CLK/USB1_CLK | Transmit Clock Out | AP35 | 0 | LV ${ }_{\text {DD }}$ | 26 |
| EC1_RXD3/USB1_D3 | Receive Data | AM33 | 1 | LV ${ }_{\text {DD }}$ | 26, 27 |
| EC1_RXD2/USB1_D2 | Receive Data | AN34 | 1 | LV ${ }_{\text {DD }}$ | 26, 27 |
| EC1_RXD1/USB1_D1 | Receive Data | AN35 | I | LV ${ }_{\text {DD }}$ | 26, 27 |
| EC1_RXD0/USB1_D0 | Receive Data | AN36 | 1 | LV ${ }_{\text {DD }}$ | 26, 27 |
| EC1_RX_DV/USB1_NXT | Receive Data Valid | AM34 | 1 | LV ${ }_{\text {DD }}$ | 27 |
| EC1_RX_CLK/USB1_DIR | Receive Clock | AM36 | I | LV ${ }_{\text {DD }}$ | 27 |
| Three-Speed Ethernet Controller 2 |  |  |  |  |  |
| EC2_TXD3/USB2_D7 | Transmit Data | AT31 | 0 | LV ${ }_{\text {DD }}$ | 26, 35 |
| EC2_TXD2/USB2_D6 | Transmit Data | AP30 | 0 | LV ${ }_{\text {DD }}$ | 26, 35 |
| EC2_TXD1/USB2_D5 | Transmit Data | AR30 | 0 | LV ${ }_{\text {DD }}$ | 26, 35 |
| EC2_TXD0/USB2_D4 | Transmit Data | AT30 | 0 | $\mathrm{LV}_{\mathrm{DD}}$ | 26, 35 |
| EC2_TX_EN/USB2_STP | Transmit Enable | AR31 | 0 | LV ${ }_{\text {DD }}$ | 15 |
| EC2_GTX_CLK/USB2_CLK | Transmit Clock Out | AN31 | 0 | LV ${ }_{\text {DD }}$ | 26 |
| EC2_RXD3/USB2_D3 | Receive Data | AP33 | 1 | $\mathrm{LV}_{\mathrm{DD}}$ | 26, 27 |

P4080 QorIQ Integrated Processor Hardware Specifications, Rev. 0

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package <br> Pin Number | Pin <br> Type | Power <br> Supply | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: |$|$

DUART

| UART1_SOUT/GPIO8 | Transmit Data | AL22 | O | OV $_{D D}$ | 26 |
| :--- | :--- | :--- | :--- | :--- | :---: |
| UART2_SOUT/GPIO9 | Transmit Data | AJ22 | O | OV $_{D D}$ | 26 |
| UART1_SIN/GPIO10 | Receive Data | AR23 | I | OV $_{D D}$ | 26 |
| UART2_SIN/GPIO11 | Receive Data | AN23 | I | OV $_{D D}$ | 26 |
| $\overline{\text { UART1_RTS/UART3_SOUT/GPIO12 }}$ | Ready to Send | AM22 | O | OV $_{D D}$ | 26 |
| $\overline{\text { UART2_RTS/UART4_SOUT/GPIO13 }}$ | Ready to Send | AK23 | O | OV $_{\text {DD }}$ | 26 |
| $\overline{\text { UART1_CTS/UART3_SIN/GPIO14 }}$ | Clear to Send | AP22 | I | OV $_{D D}$ | 26 |
| $\overline{\text { UART2_CTS/UART4_SIN/GPIO15 }}$ | Clear to Send | AH23 | I | OV $_{\text {DD }}$ | 26 |


| $\mathrm{I}^{2} \mathrm{C}$ Interface |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IIC1_SCL | Serial Clock | AH15 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ | 2, 14 |
| IIC1_SDA | Serial Data | AN14 | I/O | OV DD | 2, 14 |
| IIC2_SCL | Serial Clock | AM15 | I/O | $\mathrm{OV}_{\mathrm{DD}}$ | 2, 14 |
| IIC2_SDA | Serial Data | AL14 | I/O | OV DD | 2, 14 |
| IIC3_SCL/GPIO16/SDHC_CD | Serial Clock | AK13 | I/O | OV DD | 2,14 |
| IIC3_SDA/GPIO17/SDHC_WP | Serial Data | AM14 | I/O | OV DD | 2, 14 |
| IIC4_SCL/EVT5 | Serial Clock | AG14 | I/O | OV DD | 2,14 |
| IIC4_SDA/EVT6 | Serial Data | AL15 | I/O | OV DD | 2, 14 |


| SerDes (x18) PCle, sRIO, Aurora, 10GE, 1GE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SD_TX17 | Transmit Data (positive) | AG31 | O | $X V_{\text {DD }}$ | - |
| SD_TX16 | Transmit Data (positive) | AE31 | 0 | $X V_{\text {DD }}$ | - |
| SD_TX15 | Transmit Data (positive) | AB33 | 0 | $X V_{\text {DD }}$ | - |
| SD_TX14 | Transmit Data (positive) | AA31 | O | $X V_{\text {DD }}$ | - |
| SD_TX13 | Transmit Data (positive) | Y29 | O | $X V_{\text {DD }}$ | - |
| SD_TX12 | Transmit Data (positive) | W31 | O | $X V_{\text {DD }}$ | - |
| SD_TX11 | Transmit Data (positive) | T30 | 0 | $X V_{\text {DD }}$ | - |
| SD_TX10 | Transmit Data (positive) | P31 | 0 | $X V_{\text {DD }}$ | - |
| SD_TX09 | Transmit Data (positive) | N33 | 0 | $X V_{\text {DD }}$ | - |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Pin Assignments and Reset States

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SD_TX08 | Transmit Data (positive) | M31 | O | $X V_{\text {DD }}$ | - |
| SD_TX07 | Transmit Data (positive) | K31 | O | XV DD | - |
| SD_TX06 | Transmit Data (positive) | J33 | O | $X V_{\text {DD }}$ | - |
| SD_TX05 | Transmit Data (positive) | G33 | O | $X V_{\text {DD }}$ | - |
| SD_TX04 | Transmit Data (positive) | D34 | O | XV DD | - |
| SD_TX03 | Transmit Data (positive) | F31 | 0 | $X V_{\text {DD }}$ | - |
| SD_TX02 | Transmit Data (positive) | H30 | O | $X V_{\text {DD }}$ | - |
| SD_TX01 | Transmit Data (positive) | F29 | 0 | $X V_{\text {DD }}$ | - |
| SD_TX00 | Transmit Data (positive) | H28 | 0 | $X V_{\text {DD }}$ | - |
| $\overline{\text { SD_TX17 }}$ | Transmit Data (negative) | AG32 | O | $X V_{\text {DD }}$ | - |
| $\overline{\text { SD_TX16 }}$ | Transmit Data (negative) | AE32 | O | $X V_{\text {DD }}$ | - |
| $\overline{\text { SD_TX15 }}$ | Transmit Data (negative) | AB34 | 0 | $X V_{\text {DD }}$ | - |
| $\overline{\text { SD_TX14 }}$ | Transmit Data (negative) | AA32 | 0 | $X V_{\text {DD }}$ | - |
| $\overline{\overline{S D} \text { _TX13 }}$ | Transmit Data (negative) | Y30 | 0 | $X V_{\text {DD }}$ | - |
| $\overline{\text { SD_TX12 }}$ | Transmit Data (negative) | W32 | 0 | $X V_{\text {DD }}$ | - |
| $\overline{\text { SD_TX11 }}$ | Transmit Data (negative) | T31 | 0 | $X V_{\text {DD }}$ | - |
| SD_TX10 | Transmit Data (negative) | P32 | 0 | XV VD | - |
| $\overline{\text { SD_TX09 }}$ | Transmit Data (negative) | N34 | 0 | $X V_{\text {DD }}$ | - |
| SD_TX08 | Transmit Data (negative) | M32 | 0 | $X V_{\text {DD }}$ | - |
| SD_TX07 | Transmit Data (negative) | K32 | 0 | $X V_{\text {DD }}$ | - |
| $\overline{\text { SD_TX06 }}$ | Transmit Data (negative) | J34 | 0 | $X V_{\text {DD }}$ | - |
| $\overline{\text { SD_TX05 }}$ | Transmit Data (negative) | F33 | 0 | $X V_{\text {DD }}$ | - |
| SD_TX04 | Transmit Data (negative) | E34 | 0 | $X V_{\text {DD }}$ | - |
| $\overline{\text { SD_TX03 }}$ | Transmit Data (negative) | E31 | 0 | $X V_{\text {DD }}$ | - |
| SD_TX02 | Transmit Data (negative) | G30 | 0 | $X V_{\text {DD }}$ | - |
| SD_TX01 | Transmit Data (negative) | E29 | 0 | $X V_{\text {DD }}$ | - |
| $\overline{\text { SD_TX00 }}$ | Transmit Data (negative) | G28 | O | $X V_{\text {DD }}$ | - |
| SD_RX17 | Receive Data (positive) | AG36 | 1 | $X V_{\text {DD }}$ | - |
| SD_RX16 | Receive Data (positive) | AF34 | 1 | $X V_{\text {DD }}$ | - |
| SD_RX15 | Receive Data (positive) | AC36 | 1 | $X V_{\text {DD }}$ | - |
| SD_RX14 | Receive Data (positive) | AA36 | 1 | $X V_{\text {DD }}$ | - |
| SD_RX13 | Receive Data (positive) | Y34 | 1 | $X V_{\text {DD }}$ | - |
| SD_RX12 | Receive Data (positive) | W36 | 1 | $X V_{\text {DD }}$ | - |
| SD_RX11 | Receive Data (positive) | T34 | 1 | XV DD | - |

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SD_RX10 | Receive Data (positive) | P36 | 1 | XV DD | - |
| SD_RX09 | Receive Data (positive) | M36 | 1 | $X V_{\text {DD }}$ | - |
| SD_RX08 | Receive Data (positive) | L34 | 1 | $X V_{\text {DD }}$ | - |
| SD_RX07 | Receive Data (positive) | K36 | 1 | $X V_{\text {DD }}$ | - |
| SD_RX06 | Receive Data (positive) | H36 | 1 | XV DD | - |
| SD_RX05 | Receive Data (positive) | F36 | 1 | $X V_{\text {DD }}$ | - |
| SD_RX04 | Receive Data (positive) | D36 | I | $X V_{\text {DD }}$ | - |
| SD_RX03 | Receive Data (positive) | A31 | 1 | $X V_{\text {DD }}$ | - |
| SD_RX02 | Receive Data (positive) | C30 | 1 | $X V_{\text {DD }}$ | - |
| SD_RX01 | Receive Data (positive) | A29 | 1 | $X V_{\text {DD }}$ | - |
| SD_RX00 | Receive Data (positive) | C28 | 1 | $X V_{\text {DD }}$ | - |
| $\overline{\text { SD_RX17 }}$ | Receive Data (negative) | AG35 | 1 | $X V_{\text {DD }}$ | - |
| $\overline{\text { SD_RX16 }}$ | Receive Data (negative) | AF33 | 1 | $X V_{\text {DD }}$ | - |
| $\overline{\text { SD_RX15 }}$ | Receive Data (negative) | AC35 | 1 | $X V_{\text {DD }}$ | - |
| $\overline{\text { SD_RX14 }}$ | Receive Data (negative) | AA35 | 1 | $X V_{\text {DD }}$ | - |
| $\overline{\text { SD_RX13 }}$ | Receive Data (negative) | Y33 | 1 | $X V_{\text {DD }}$ | - |
| $\overline{\text { SD_RX12 }}$ | Receive Data (negative) | W35 | 1 | $X V_{\text {DD }}$ | - |
| $\overline{\text { SD_RX11 }}$ | Receive Data (negative) | T33 | 1 | $X V_{\text {DD }}$ | - |
| $\overline{\text { SD_RX10 }}$ | Receive Data (negative) | P35 | 1 | $X V_{\text {DD }}$ | - |
| $\overline{\text { SD_RX09 }}$ | Receive Data (negative) | M35 | 1 | $X V_{\text {DD }}$ | - |
| SD_RX08 | Receive Data (negative) | L33 | 1 | $X V_{\text {DD }}$ | - |
| SD_RX07 | Receive Data (negative) | K35 | 1 | $X V_{\text {DD }}$ | - |
| SD_RX06 | Receive Data (negative) | H35 | 1 | $X V_{\text {DD }}$ | - |
| $\overline{\text { SD_RX05 }}$ | Receive Data (negative) | F35 | 1 | $X V_{\text {DD }}$ | - |
| $\overline{\text { SD_RX04 }}$ | Receive Data (negative) | C36 | 1 | $X V_{\text {DD }}$ | - |
| SD_RX03 | Receive Data (negative) | B31 | 1 | $X V_{\text {DD }}$ | - |
| SD_RX02 | Receive Data (negative) | D30 | 1 | $X V_{\text {DD }}$ | - |
| $\overline{\text { SD_RX01 }}$ | Receive Data (negative) | B29 | 1 | $X V_{\text {DD }}$ | - |
| SD_RX00 | Receive Data (negative) | D28 | 1 | $X V_{\text {DD }}$ | - |
| SD_REF_CLK1 | SerDes Bank 1 PLL Reference Clock | A35 | 1 | $X V_{\text {DD }}$ | - |
| SD_REF_CLK1 | SerDes Bank 1 PLL Reference Clock Complement | B35 | 1 | $X V_{\text {DD }}$ | - |
| SD_REF_CLK2 | SerDes Bank 2Reference Clock | V34 | 1 | $X V_{\text {DD }}$ | - |
| \SD_REF_CLK2 | SerDes Bank 2 Reference Clock Complement | V33 | 1 | $X \mathrm{~V}_{\mathrm{DD}}$ | - |

P4080 QorIQ Integrated Processor Hardware Specifications, Rev. 0

## Pin Assignments and Reset States

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SD_REF_CLK3 | SerDes Bank 2 and 3 PLL Reference Clock | AC32 | 1 | $X V_{\text {DD }}$ | 36 |
| $\overline{\text { SD_REF_CLK3 }}$ | SerDes Bank 2 and 3 PLL Reference Clock Complement | AC31 | I | XV DD | 36 |
| General-Purpose Input/Output |  |  |  |  |  |
| GPIO00 | General Purpose Input / Output | AL21 | I/O | OV ${ }_{\text {DD }}$ | - |
| GPIO01 | General Purpose Input / Output | AK22 | I/O | OV ${ }_{\text {DD }}$ | - |
| GPIO02 | General Purpose Input / Output | AM20 | I/O | OV DD | - |
| GPIO03 | General Purpose Input / Output | AN20 | I/O | OV ${ }_{\text {DD }}$ | - |
| GPIO04 | General Purpose Input / Output | AH21 | I/O | OV ${ }_{\text {DD }}$ | - |
| GPIO05 | General Purpose Input / Output | AJ21 | I/O | OV DD | - |
| GPIO06 | General Purpose Input / Output | AK21 | I/O | OV DD | - |
| GPIO07 | General Purpose Input / Output | AG20 | I/O | OV ${ }_{\text {DD }}$ | - |
| GPIO08/UART1_SOUT | General Purpose Input / Output | AL22 | I/O | OV DD | - |
| GPIO09/UART2_SOUT | General Purpose Input / Output | AJ22 | I/O | OV ${ }_{\text {DD }}$ | - |
| GPIO10/UART1_SIN | General Purpose Input / Output | AR23 | I/O | OV DD | - |
| GPIO11/UART2_SIN | General Purpose Input / Output | AN23 | I/O | OV DD | - |
| GPIO12/UART1_RTS/UART3_SOUT | General Purpose Input / Output | AM22 | I/O | OV DD | - |
| GPIO13/UART2_RTS/UART4_SOUT | General Purpose Input / Output | AK23 | I/O | OV DD | - |
| GPIO14/\ART1_CTS/UART3_SIN | General Purpose Input / Output | AP22 | I/O | OV ${ }_{\text {DD }}$ | - |
| GPIO15/UART2_CTS/UART4_SIN | General Purpose Input / Output | AH23 | I/O | OV ${ }_{\text {DD }}$ | - |
| GPIO16/IIC3_SCL/SDHC_CD | General Purpose Input / Output | AK13 | I/O | OV DD | - |
| GPIO17/IIC3_SDA/SDHC_WP | General Purpose Input / Output | AM14 | I/O | OV DD | - |
| GPIO18/DMA1_DREQ0 | General Purpose Input / Output | AP21 | I/O | OV ${ }_{\text {DD }}$ | - |
| GPIO19/DMA1_DACK0 | General Purpose Input / Output | AL19 | I/O | OV DD | - |
| GPIO20/(̄MA2_DREQ0/ALT_MDVAL | General Purpose Input / Output | AJ20 | I/O | OV ${ }_{\text {DD }}$ | - |
| GPIO21/IRQ3 | General Purpose Input / Output | AJ15 | I/O | OV ${ }_{\text {DD }}$ | - |
| GPIO22/IRQ4 | General Purpose Input / Output | AH17 | I/O | OV DD | - |
| GPIO23/IRQ5 | General Purpose Input / Output | AJ13 | I/O | OV ${ }_{\text {DD }}$ | - |
| GPIO24/IRQ6 | General Purpose Input / Output | AG17 | I/O | OV ${ }_{\text {DD }}$ | - |
| GPIO25/IRQ7 | General Purpose Input / Output | AM13 | I/O | OV ${ }_{\text {DD }}$ | - |
| GPIO26/IRQ8 | General Purpose Input / Output | AG13 | I/O | OV ${ }_{\text {DD }}$ | - |
| GPIO27/IRQ9 | General Purpose Input / Output | AK11 | I/O | OV ${ }_{\text {DD }}$ | - |
| GPIO28/IRQ10 | General Purpose Input / Output | AH14 | I/O | OV ${ }_{\text {DD }}$ | - |
| GPIO29/IRQ11 | General Purpose Input / Output | AL12 | I/O | OV DD | - |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | Pin Type | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GPIO30/TSEC_1588_ALARM_OUT2 | General Purpose Input / Output | AK35 | I/O | LV ${ }_{\text {DD }}$ | 25 |
| GPIO31/TSEC_1588_PULSE_OUT2 | General Purpose Input / Output | AJ34 | I/O | LV ${ }_{\text {DD }}$ | 25 |
| System Control |  |  |  |  |  |
| PORESET | Power On Reset | AP17 | I | OV ${ }_{\text {DD }}$ | - |
| HRESET | Hard Reset | AR17 | I/O | OV ${ }_{\text {DD }}$ | 1, 2 |
| $\overline{\text { RESET_REQ }}$ | Reset Request | AT16 | 0 | OV ${ }_{\text {DD }}$ | 35 |
| CKSTP_OUT | Checkstop Out | AM19 | O | OV DD | 1, 2 |
| Debug |  |  |  |  |  |
| $\overline{\text { EVTO }}$ | Event 0 | AJ17 | I/O | OV DD | 20 |
| $\overline{\text { EVT1 }}$ | Event 1 | AK17 | I/O | OV ${ }_{\text {DD }}$ | - |
| EVT2 | Event 2 | AN16 | I/O | OV ${ }_{\text {DD }}$ | - |
| $\overline{\text { EVT3 }}$ | Event 3 | AK16 | I/O | OV DD | - |
| $\overline{\text { EVT4 }}$ | Event 4 | AM16 | I/O | OV ${ }_{\text {DD }}$ | - |
| EVT5/IIC4_SCL | Event 5 | AG14 | I/O | OV ${ }_{\text {DD }}$ | - |
| EVT6/IIC4_SDA | Event 6 | AL15 | I/O | OV DD | - |
| EVT7/DMA2_DACK0/ALT_MSRCID0 | Event 7 | AG19 | I/O | OV ${ }_{\text {DD }}$ | - |
| EVT8/DMA2_DDONE0/ALT_MSRCID1 | Event 8 | AP20 | I/O | OV ${ }_{\text {DD }}$ | - |
| \̄VT9/IRQ_OUT | Event 9 | AK14 | I/O | OV DD | - |
| MDVAL | Debug Data Valid | AR15 | O | OV ${ }_{\text {DD }}$ | - |
| MSRCID0 | Debug Source ID 0 | AH20 | 0 | OV DD | 4,20 |
| MSRCID1 | Debug Source ID 1 | AJ19 | 0 | OV DD | 35 |
| MSRCID2 | Debug Source ID 2 | AH18 | O | OV ${ }_{\text {DD }}$ | 35 |
| ALT_MDVAL/(DMA2_DREQ0/GPIO20 | Alternate Debug Data Valid | AJ20 | 0 | OV DD | 26 |
| ALT_MSRCID0/DMA2_DACK0/EVT7 | Alternate Debug Source ID 0 | AG19 | 0 | OV ${ }_{\text {DD }}$ | 26 |
| ALT_MSRCID1/(DMA2_DDONE0/EVT8 | Alternate Debug Source ID 1 | AP20 | 0 | OV DD | 26 |
| CLK_OUT | Clock Out | AK20 | 0 | OV DD | 6 |
| Clock |  |  |  |  |  |
| RTC | Real Time Clock | AN24 | 1 | OV ${ }_{\text {DD }}$ | - |
| SYSCLK | System Clock | AT23 | 1 | OV ${ }_{\text {DD }}$ | - |
| JTAG |  |  |  |  |  |
| TCK | Test Clock | AR22 | 1 | OV DD | - |
| TDI | Test Data In | AN17 | 1 | $O V_{\text {DD }}$ | 7 |
| TDO | Test Data Out | AP15 | 0 | OV DD | 6 |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Pin Assignments and Reset States

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TMS | Test Mode Select | AR20 | 1 | OV ${ }_{\text {DD }}$ | 7 |
| TRST | Test Reset | AR19 | 1 | OV DD | 7 |
| DFT |  |  |  |  |  |
| SCAN_MODE | Scan Mode | AL17 | 1 | OV ${ }_{\text {DD }}$ | 12 |
| TEST_SEL | Test Mode Select | AT21 | 1 | OV DD | 12, 28 |
| Power Management |  |  |  |  |  |
| ASLEEP | Asleep | AR21 | 0 | $\mathrm{OV}_{\mathrm{DD}}$ | 35 |
| Input / Output Voltage Select |  |  |  |  |  |
| IO_VSEL0 | I/O Voltage Select | AL18 | 1 | OV DD | 30 |
| IO_VSEL1 | I/O Voltage Select | AP18 | 1 | OV DD | 30 |
| IO_VSEL2 | I/O Voltage Select | AK18 | 1 | OV DD | 30 |
| IO_VSEL3 | I/O Voltage Select | AM18 | 1 | OV ${ }_{\text {DD }}$ | 30 |
| IO_VSEL4 | I/O Voltage Select | AH19 | 1 | OV ${ }_{\text {DD }}$ | 30 |


| GND | Ground | C3 | - | - | - |
| :--- | :--- | :--- | :--- | :--- | :---: |
| GND | Ground | B5 | - | - | - |
| GND | Ground | F3 | - | - | - |
| GND | Ground | E5 | - | - | - |
| GND | Ground | C9 | - | - | - |
| GND | Ground | B11 | - | - | - |
| GND | Ground | J3 | - | - | - |
| GND | Ground | G7 | - | - |  |
| GND | Ground | F9 | - | - | - |
| GND | Ground | E11 | - | - | - |
| GND | Ground | D13 | - | - | - |
| GND | Ground | C15 | - | - |  |
| GND | Ground | K19 | - | - | - |
| GND | Ground | B20 | - | - | - |
| GND | Ground | B22 | - | - | - |
| GND | Ground | E19 | - | - | - |
| GND | Ground | L22 | - | - | - |
| GND | Ground | Ground |  | - |  |
| GND |  |  | - | - |  |

## Pin Assignments and Reset States

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | Pin <br> Type | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GND | Ground | J23 | - | - | - |
| GND | Ground | A22 | - | - | - |
| GND | Ground | L20 | - | - | - |
| GND | Ground | A26 | - | - | - |
| GND | Ground | A18 | - | - | - |
| GND | Ground | E17 | - | - | - |
| GND | Ground | F23 | - | - | - |
| GND | Ground | J27 | - | - | - |
| GND | Ground | F27 | - | - | - |
| GND | Ground | G21 | - | - | - |
| GND | Ground | K25 | - | - | - |
| GND | Ground | B18 | - | - | - |
| GND | Ground | L18 | - | - | - |
| GND | Ground | J21 | - | - | - |
| GND | Ground | M27 | - | - | - |
| GND | Ground | G13 | - | - | - |
| GND | Ground | F15 | - | - | - |
| GND | Ground | H11 | - | - | - |
| GND | Ground | J9 | - | - | - |
| GND | Ground | K7 | - | - | - |
| GND | Ground | L5 | - | - | - |
| GND | Ground | M3 | - | - | - |
| GND | Ground | R3 | - | - | - |
| GND | Ground | P5 | - | - | - |
| GND | Ground | N7 | - | - | - |
| GND | Ground | M9 | - | - | - |
| GND | Ground | V25 | - | - | - |
| GND | Ground | R9 | - | - | - |
| GND | Ground | T7 | - | - | - |
| GND | Ground | U5 | - | - | - |
| GND | Ground | U3 | - | - | - |
| GND | Ground | Y3 | - | - | - |
| GND | Ground | Y5 | - | - | - |
| GND | Ground | W7 | - | - | - |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Pin Assignments and Reset States

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GND | Ground | V10 | - | - | - |
| GND | Ground | AA9 | - | - | - |
| GND | Ground | AB7 | - | - | - |
| GND | Ground | AC5 | - | - | - |
| GND | Ground | AD3 | - | - | - |
| GND | Ground | AD9 | - | - | - |
| GND | Ground | AE7 | - | - | - |
| GND | Ground | AF5 | - | - | - |
| GND | Ground | AG3 | - | - | - |
| GND | Ground | AG9 | - | - | - |
| GND | Ground | AH7 | - | - | - |
| GND | Ground | AJ5 | - | - | - |
| GND | Ground | AK3 | - | - | - |
| GND | Ground | AN3 | - | - | - |
| GND | Ground | AM5 | - | - | - |
| GND | Ground | AL7 | - | - | - |
| GND | Ground | AK9 | - | - | - |
| GND | Ground | AJ11 | - | - | - |
| GND | Ground | AH13 | - | - | - |
| GND | Ground | AR5 | - | - | - |
| GND | Ground | AP7 | - | - | - |
| GND | Ground | AN9 | - | - | - |
| GND | Ground | AM11 | - | - | - |
| GND | Ground | AL13 | - | - | - |
| GND | Ground | AK15 | - | - | - |
| GND | Ground | AG18 | - | - | - |
| GND | Ground | AR11 | - | - | - |
| GND | Ground | AP13 | - | - | - |
| GND | Ground | AN15 | - | - | - |
| GND | Ground | AM17 | - | - | - |
| GND | Ground | AK19 | - | - | - |
| GND | Ground | AF13 | - | - | - |
| GND | Ground | AR18 | - | - | - |
| GND | Ground | AB27 | - | - | - |

## Pin Assignments and Reset States

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GND | Ground | AP19 | - | - | - |
| GND | Ground | AH22 | - | - | - |
| GND | Ground | AM21 | - | - | - |
| GND | Ground | AL29 | - | - | - |
| GND | Ground | AR16 | - | - | - |
| GND | Ground | AT22 | - | - | - |
| GND | Ground | AP23 | - | - | - |
| GND | Ground | AR32 | - | - | - |
| GND | Ground | AK28 | - | - | - |
| GND | Ground | AE27 | - | - | - |
| GND | Ground | L16 | - | - | - |
| GND | Ground | AP34 | - | - | - |
| GND | Ground | AJ32 | - | - | - |
| GND | Ground | AN30 | - | - | - |
| GND | Ground | AH34 | - | - | - |
| GND | Ground | AT36 | - | - | - |
| GND | Ground | AL34 | - | - | - |
| GND | Ground | AM32 | - | - | - |
| GND | Ground | AE26 | - | - | - |
| GND | Ground | AC26 | - | - | - |
| GND | Ground | AA26 | - | - | - |
| GND | Ground | W26 | - | - | - |
| GND | Ground | U26 | - | - | - |
| GND | Ground | R26 | - | - | - |
| GND | Ground | N26 | - | - | - |
| GND | Ground | M11 | - | - | - |
| GND | Ground | P11 | - | - | - |
| GND | Ground | T11 | - | - | - |
| GND | Ground | V11 | - | - | - |
| GND | Ground | Y11 | - | - | - |
| GND | Ground | AB11 | - | - | - |
| GND | Ground | AD11 | - | - | - |
| GND | Ground | AE12 | - | - | - |
| GND | Ground | AC12 | - | - | - |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Pin Assignments and Reset States

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GND | Ground | AA12 | - | - | - |
| GND | Ground | W12 | - | - | - |
| GND | Ground | U12 | - | - | - |
| GND | Ground | R12 | - | - | - |
| GND | Ground | N12 | - | - | - |
| GND | Ground | M13 | - | - | - |
| GND | Ground | P13 | - | - | - |
| GND | Ground | T13 | - | - | - |
| GND | Ground | V13 | - | - | - |
| GND | Ground | Y13 | - | - | - |
| GND | Ground | AB13 | - | - | - |
| GND | Ground | AD13 | - | - | - |
| GND | Ground | AE14 | - | - | - |
| GND | Ground | AC14 | - | - | - |
| GND | Ground | AA14 | - | - | - |
| GND | Ground | W14 | - | - | - |
| GND | Ground | U14 | - | - | - |
| GND | Ground | R14 | - | - | - |
| GND | Ground | N14 | - | - | - |
| GND | Ground | L14 | - | - | - |
| GND | Ground | M15 | - | - | - |
| GND | Ground | P15 | - | - | - |
| GND | Ground | T15 | - | - | - |
| GND | Ground | V15 | - | - | - |
| GND | Ground | Y15 | - | - | - |
| GND | Ground | AB15 | - | - | - |
| GND | Ground | AD15 | - | - | - |
| GND | Ground | AF15 | - | - | - |
| GND | Ground | W16 | - | - | - |
| GND | Ground | AC16 | - | - | - |
| GND | Ground | AA16 | - | - | - |
| GND | Ground | AE16 | - | - | - |
| GND | Ground | U16 | - | - | - |
| GND | Ground | R16 | - | - | - |

## Pin Assignments and Reset States

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GND | Ground | N16 | - | - | - |
| GND | Ground | M17 | - | - | - |
| GND | Ground | P17 | - | - | - |
| GND | Ground | T17 | - | - | - |
| GND | Ground | N18 | - | - | - |
| GND | Ground | R18 | - | - | - |
| GND | Ground | U18 | - | - | - |
| GND | Ground | Y17 | - | - | - |
| GND | Ground | AB17 | - | - | - |
| GND | Ground | AD17 | - | - | - |
| GND | Ground | AF17 | - | - | - |
| GND | Ground | W18 | - | - | - |
| GND | Ground | AC18 | - | - | - |
| GND | Ground | AA18 | - | - | - |
| GND | Ground | AE18 | - | - | - |
| GND | Ground | AF19 | - | - | - |
| GND | Ground | AD19 | - | - | - |
| GND | Ground | AB19 | - | - | - |
| GND | Ground | Y19 | - | - | - |
| GND | Ground | V19 | - | - | - |
| GND | Ground | T19 | - | - | - |
| GND | Ground | P19 | - | - | - |
| GND | Ground | M19 | - | - | - |
| GND | Ground | N20 | - | - | - |
| GND | Ground | R20 | - | - | - |
| GND | Ground | U20 | - | - | - |
| GND | Ground | AE20 | - | - | - |
| GND | Ground | AA20 | - | - | - |
| GND | Ground | AC20 | - | - | - |
| GND | Ground | W20 | - | - | - |
| GND | Ground | AF21 | - | - | - |
| GND | Ground | AD21 | - | - | - |
| GND | Ground | AB21 | - | - | - |
| GND | Ground | Y21 | - | - | - |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Pin Assignments and Reset States

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GND | Ground | V21 | - | - | - |
| GND | Ground | T21 | - | - | - |
| GND | Ground | P21 | - | - | - |
| GND | Ground | M21 | - | - | - |
| GND | Ground | AE22 | - | - | - |
| GND | Ground | AC22 | - | - | - |
| GND | Ground | AA22 | - | - | - |
| GND | Ground | W22 | - | - | - |
| GND | Ground | U22 | - | - | - |
| GND | Ground | R22 | - | - | - |
| GND | Ground | N22 | - | - | - |
| GND | Ground | AF23 | - | - | - |
| GND | Ground | AD23 | - | - | - |
| GND | Ground | AB23 | - | - | - |
| GND | Ground | Y23 | - | - | - |
| GND | Ground | V23 | - | - | - |
| GND | Ground | T23 | - | - | - |
| GND | Ground | P23 | - | - | - |
| GND | Ground | M23 | - | - | - |
| GND | Ground | L24 | - | - | - |
| GND | Ground | N24 | - | - | - |
| GND | Ground | R24 | - | - | - |
| GND | Ground | U24 | - | - | - |
| GND | Ground | W24 | - | - | - |
| GND | Ground | AA24 | - | - | - |
| GND | Ground | AC24 | - | - | - |
| GND | Ground | AE24 | - | - | - |
| GND | Ground | AF25 | - | - | - |
| GND | Ground | AD25 | - | - | - |
| GND | Ground | AB25 | - | - | - |
| GND | Ground | Y25 | - | - | - |
| GND | Ground | P27 | - | - | - |
| GND | Ground | V17 | - | - | - |
| GND | Ground | T25 | - | - | - |

## Pin Assignments and Reset States

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | $\begin{aligned} & \text { Pin } \\ & \text { Type } \end{aligned}$ | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GND | Ground | P25 | - | - | - |
| GND | Ground | M25 | - | - | - |
| GND | Ground | T27 | - | - | - |
| GND | Ground | V27 | - | - | - |
| GND | Ground | Y27 | - | - | - |
| GND | Ground | AD27 | - | - | - |
| GND | Ground | L12 | - | - | - |
| XGND | SerDes Transceiver GND | AA30 | - | - | - |
| XGND | SerDes Transceiver GND | AB32 | - | - | - |
| XGND | SerDes Transceiver GND | AC30 | - | - | - |
| XGND | SerDes Transceiver GND | AC34 | - | - | - |
| XGND | SerDes Transceiver GND | AD30 | - | - | - |
| XGND | SerDes Transceiver GND | AD31 | - | - | - |
| XGND | SerDes Transceiver GND | AF32 | - | - | - |
| XGND | SerDes Transceiver GND | AG30 | - | - | - |
| XGND | SerDes Transceiver GND | D33 | - | - | - |
| XGND | SerDes Transceiver GND | E28 | - | - | - |
| XGND | SerDes Transceiver GND | E30 | - | - | - |
| XGND | SerDes Transceiver GND | F32 | - | - | - |
| XGND | SerDes Transceiver GND | G29 | - | - | - |
| XGND | SerDes Transceiver GND | G31 | - | - | - |
| XGND | SerDes Transceiver GND | H29 | - | - | - |
| XGND | SerDes Transceiver GND | H32 | - | - | - |
| XGND | SerDes Transceiver GND | H34 | - | - | - |
| XGND | SerDes Transceiver GND | J29 | - | - | - |
| XGND | SerDes Transceiver GND | J31 | - | - | - |
| XGND | SerDes Transceiver GND | K28 | - | - | - |
| XGND | SerDes Transceiver GND | K29 | - | - | - |
| XGND | SerDes Transceiver GND | L29 | - | - | - |
| XGND | SerDes Transceiver GND | L32 | - | - | - |
| XGND | SerDes Transceiver GND | M30 | - | - | - |
| XGND | SerDes Transceiver GND | N29 | - | - | - |
| XGND | SerDes Transceiver GND | N30 | - | - | - |
| XGND | SerDes Transceiver GND | N32 | - | - | - |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Pin Assignments and Reset States

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | Pin <br> Type | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| XGND | SerDes Transceiver GND | P29 | - | - | - |
| XGND | SerDes Transceiver GND | P34 | - | - | - |
| XGND | SerDes Transceiver GND | R30 | - | - | - |
| XGND | SerDes Transceiver GND | R32 | - | - | - |
| XGND | SerDes Transceiver GND | U29 | - | - | - |
| XGND | SerDes Transceiver GND | U31 | - | - | - |
| XGND | SerDes Transceiver GND | V29 | - | - | - |
| XGND | SerDes Transceiver GND | V31 | - | - | - |
| XGND | SerDes Transceiver GND | W30 | - | - | - |
| XGND | SerDes Transceiver GND | Y32 | - | - | - |
| XGND | SerDes Transceiver GND | AH31 | - | - | - |
| SGND | SerDes Core Logic GND | A28 | - | - | - |
| SGND | SerDes Core Logic GND | A32 | - | - | - |
| SGND | SerDes Core Logic GND | A36 | - | - | - |
| SGND | SerDes Core Logic GND | AA34 | - | - | - |
| SGND | SerDes Core Logic GND | AB36 | - | - | - |
| SGND | SerDes Core Logic GND | AD35 | - | - | - |
| SGND | SerDes Core Logic GND | AE34 | - | - | - |
| SGND | SerDes Core Logic GND | AF36 | - | - | - |
| SGND | SerDes Core Logic GND | AG33 | - | - | - |
| SGND | SerDes Core Logic GND | B30 | - | - | - |
| SGND | SerDes Core Logic GND | B34 | - | - | - |
| SGND | SerDes Core Logic GND | C29 | - | - | - |
| SGND | SerDes Core Logic GND | C33 | - | - | - |
| SGND | SerDes Core Logic GND | D31 | - | - | - |
| SGND | SerDes Core Logic GND | D35 | - | - | - |
| SGND | SerDes Core Logic GND | E35 | - | - | - |
| SGND | SerDes Core Logic GND | G34 | - | - | - |
| SGND | SerDes Core Logic GND | G36 | - | - | - |
| SGND | SerDes Core Logic GND | J35 | - | - | - |
| SGND | SerDes Core Logic GND | K33 | - | - | - |
| SGND | SerDes Core Logic GND | L36 | - | - | - |
| SGND | SerDes Core Logic GND | M34 | - | - | - |
| SGND | SerDes Core Logic GND | N35 | - | - | - |

## Pin Assignments and Reset States

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | Pin Type | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SGND | SerDes Core Logic GND | R33 | - | - | - |
| SGND | SerDes Core Logic GND | R36 | - | - | - |
| SGND | SerDes Core Logic GND | T35 | - | - | - |
| SGND | SerDes Core Logic GND | U34 | - | - | - |
| SGND | SerDes Core Logic GND | V36 | - | - | - |
| SGND | SerDes Core Logic GND | W33 | - | - | - |
| SGND | SerDes Core Logic GND | Y35 | - | - | - |
| SGND | SerDes Core Logic GND | AH35 | - | - | - |
| SGND | SerDes Core Logic GND | AH33 | - | - | - |
| AGND_SRDS1 | SerDes PLL1 GND | B33 | - | - | - |
| AGND_SRDS2 | SerDes PLL2 GND | T36 | - | - | - |
| AGND_SRDS3 | SerDes PLL3 GND | AE36 | - | - | - |
| SENSEGND_PL1 | Platform GND Sense 1 | AF12 | - | - | 8 |
| SENSEGND_PL2 | Platform GND Sense 2 | K27 | - | - | 8 |
| SENSEGND_CA | Core Group A GND Sense | K17 | - | - | 8 |
| SENSEGND_CB | Core Group B GND Sense | AG16 | - | - | 8 |
| OVDD | General I/O Supply | AN22 | - | OV DD | - |
| OVDD | General I/O Supply | AJ14 | - | OV DD | - |
| OVDD | General I/O Supply | AJ18 | - | OV DD | - |
| OVDD | General I/O Supply | AL16 | - | $\mathrm{OV}_{\mathrm{DD}}$ | - |
| OVDD | General I/O Supply | AJ12 | - | OV DD | - |
| OVDD | General I/O Supply | AN18 | - | OV DD | - |
| OVDD | General I/O Supply | AG21 | - | OV DD | - |
| OVDD | General I/O Supply | AL20 | - | OV DD | - |
| OVDD | General I/O Supply | AT15 | - | OV DD | - |
| OVDD | General I/O Supply | AJ23 | - | OV DD | - |
| OVDD | General I/O Supply | AP16 | - | $\mathrm{OV}_{\mathrm{DD}}$ | - |
| OVDD | General I/O Supply | AR24 | - | OV DD | - |
| CVDD | eSPI Supply | AJ29 | - | $C V_{\text {DD }}$ | - |
| CVDD | eSPI Supply | AP29 | - | $C V_{\text {DD }}$ | - |
| GVDD | DDR Supply | B2 | - | $G V_{\text {DD }}$ | - |
| GVDD | DDR Supply | B8 | - | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| GVDD | DDR Supply | B14 | - | $G V_{\text {DD }}$ | - |
| GVDD | DDR Supply | C18 | - | $G V_{\text {DD }}$ | - |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Pin Assignments and Reset States

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GVDD | DDR Supply | C12 | - | GVDD | - |
| GVDD | DDR Supply | C6 | - | GV $\mathrm{DD}^{\text {d }}$ | - |
| GVDD | DDR Supply | D4 | - | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| GVDD | DDR Supply | D10 | - | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| GVDD | DDR Supply | D16 | - | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| GVDD | DDR Supply | E14 | - | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| GVDD | DDR Supply | E8 | - | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| GVDD | DDR Supply | E2 | - | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| GVDD | DDR Supply | F6 | - | $G V_{\text {DD }}$ | - |
| GVDD | DDR Supply | F12 | - | $G V_{\text {DD }}$ | - |
| GVDD | DDR Supply | AR8 | - | $G V_{\text {DD }}$ | - |
| GVDD | DDR Supply | G4 | - | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| GVDD | DDR Supply | G10 | - | GV DD | - |
| GVDD | DDR Supply | G16 | - | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| GVDD | DDR Supply | H14 | - | $G V_{\text {DD }}$ | - |
| GVDD | DDR Supply | H8 | - | $G V_{\text {DD }}$ | - |
| GVDD | DDR Supply | H2 | - | GV ${ }_{\text {DD }}$ | - |
| GVDD | DDR Supply | J6 | - | $G V_{\text {DD }}$ | - |
| GVDD | DDR Supply | K10 | - | $G V_{\text {DD }}$ | - |
| GVDD | DDR Supply | K4 | - | $G V_{\text {DD }}$ | - |
| GVDD | DDR Supply | L2 | - | $G V_{\text {DD }}$ | - |
| GVDD | DDR Supply | L8 | - | $G V_{\text {DD }}$ | - |
| GVDD | DDR Supply | M6 | - | GV DD | - |
| GVDD | DDR Supply | N4 | - | $G V_{\text {DD }}$ | - |
| GVDD | DDR Supply | N10 | - | $G V_{\text {DD }}$ | - |
| GVDD | DDR Supply | P8 | - | GV ${ }_{\text {DD }}$ | - |
| GVDD | DDR Supply | P2 | - | $G V_{\text {DD }}$ | - |
| GVDD | DDR Supply | R6 | - | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| GVDD | DDR Supply | T10 | - | $G V_{\text {DD }}$ | - |
| GVDD | DDR Supply | T4 | - | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| GVDD | DDR Supply | J12 | - | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| GVDD | DDR Supply | U2 | - | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| GVDD | DDR Supply | U8 | - | $\mathrm{GV}_{\mathrm{DD}}$ | - |
| GVDD | DDR Supply | V7 | - | $\mathrm{GV}_{\mathrm{DD}}$ | - |

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GVDD | DDR Supply | AK10 | - | GV ${ }_{\text {DD }}$ | - |
| GVDD | DDR Supply | W10 | - | GV ${ }_{\text {DD }}$ | - |
| GVDD | DDR Supply | AA6 | - | GV ${ }_{\text {DD }}$ | - |
| GVDD | DDR Supply | AR2 | - | GV ${ }_{\text {DD }}$ | - |
| GVDD | DDR Supply | Y2 | - | GV ${ }_{\text {DD }}$ | - |
| GVDD | DDR Supply | Y8 | - | GV ${ }_{\text {DD }}$ | - |
| GVDD | DDR Supply | AC2 | - | GV DD | - |
| GVDD | DDR Supply | AD6 | - | GV ${ }_{\text {DD }}$ | - |
| GVDD | DDR Supply | AE10 | - | GV ${ }_{\text {DD }}$ | - |
| GVDD | DDR Supply | AE4 | - | GV DD | - |
| GVDD | DDR Supply | AF2 | - | GV ${ }_{\text {DD }}$ | - |
| GVDD | DDR Supply | AF8 | - | GV ${ }_{\text {DD }}$ | - |
| GVDD | DDR Supply | AB4 | - | GV DD | - |
| GVDD | DDR Supply | AB10 | - | GV ${ }_{\text {DD }}$ | - |
| GVDD | DDR Supply | AC8 | - | GV DD | - |
| GVDD | DDR Supply | AG6 | - | GV DD | - |
| GVDD | DDR Supply | AH10 | - | GV ${ }_{\text {DD }}$ | - |
| GVDD | DDR Supply | AH4 | - | GV ${ }_{\text {DD }}$ | - |
| GVDD | DDR Supply | AJ2 | - | GV DD | - |
| GVDD | DDR Supply | AJ8 | - | GV ${ }_{\text {DD }}$ | - |
| GVDD | DDR Supply | AR14 | - | GV ${ }_{\text {DD }}$ | - |
| GVDD | DDR Supply | AK6 | - | $G V_{\text {DD }}$ | - |
| GVDD | DDR Supply | AL4 | - | GV ${ }_{\text {DD }}$ | - |
| GVDD | DDR Supply | AL10 | - | $G V_{\text {DD }}$ | - |
| GVDD | DDR Supply | AM2 | - | GV DD | - |
| GVDD | DDR Supply | AM8 | - | $G V_{\text {DD }}$ | - |
| GVDD | DDR Supply | AP10 | - | $G V_{\text {DD }}$ | - |
| GVDD | DDR Supply | AN12 | - | GV ${ }_{\text {DD }}$ | - |
| GVDD | DDR Supply | AN6 | - | GV DD | - |
| GVDD | DDR Supply | AP4 | - | GV ${ }_{\text {DD }}$ | - |
| BVDD | Local Bus Supply | B24 | - | $B V_{\text {DD }}$ | - |
| BVDD | Local Bus Supply | K22 | - | $B V_{\text {DD }}$ | - |
| BVDD | Local Bus Supply | F20 | - | $B V_{\text {DD }}$ | - |
| BVDD | Local Bus Supply | F26 | - | $B V_{\text {DD }}$ | - |

P4080 QorIQ Integrated Processor Hardware Specifications, Rev. 0

## Pin Assignments and Reset States

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BVDD | Local Bus Supply | E24 | - | $B V_{\text {DD }}$ | - |
| BVDD | Local Bus Supply | E22 | - | $B V_{\text {DD }}$ | - |
| BVDD | Local Bus Supply | K24 | - | $B V_{\text {DD }}$ | - |
| BVDD | Local Bus Supply | H2O | - | $B V_{\text {DD }}$ | - |
| BVDD | Local Bus Supply | H18 | - | $B V_{\text {DD }}$ | - |
| SVDD | SerDes Core Logic Supply | A30 | - | SV ${ }_{\text {DD }}$ | - |
| SVDD | SerDes Core Logic Supply | A34 | - | SV DD | - |
| SVDD | SerDes Core Logic Supply | AA33 | - | SV ${ }_{\text {DD }}$ | - |
| SVDD | SerDes Core Logic Supply | AB35 | - | SV ${ }_{\text {DD }}$ | - |
| SVDD | SerDes Core Logic Supply | AD36 | - | SV ${ }_{\text {DD }}$ | - |
| SVDD | SerDes Core Logic Supply | AE33 | - | SV ${ }_{\text {DD }}$ | - |
| SVDD | SerDes Core Logic Supply | AF35 | - | SV DD | - |
| SVDD | SerDes Core Logic Supply | AG34 | - | SV ${ }_{\text {DD }}$ | - |
| SVDD | SerDes Core Logic Supply | B28 | - | SV ${ }_{\text {DD }}$ | - |
| SVDD | SerDes Core Logic Supply | B32 | - | SV DD | - |
| SVDD | SerDes Core Logic Supply | B36 | - | SV DD | - |
| SVDD | SerDes Core Logic Supply | C31 | - | SV ${ }_{\text {DD }}$ | - |
| SVDD | SerDes Core Logic Supply | C34 | - | SV DD | - |
| SVDD | SerDes Core Logic Supply | C35 | - | SV DD | - |
| SVDD | SerDes Core Logic Supply | D29 | - | $\mathrm{SV}_{\mathrm{DD}}$ | - |
| SVDD | SerDes Core Logic Supply | E36 | - | SV DD | - |
| SVDD | SerDes Core Logic Supply | F34 | - | SV DD | - |
| SVDD | SerDes Core Logic Supply | G35 | - | SV DD | - |
| SVDD | SerDes Core Logic Supply | J36 | - | SV DD | - |
| SVDD | SerDes Core Logic Supply | K34 | - | $\mathrm{SV}_{\mathrm{DD}}$ | - |
| SVDD | SerDes Core Logic Supply | L35 | - | $\mathrm{SV}_{\mathrm{DD}}$ | - |
| SVDD | SerDes Core Logic Supply | M33 | - | SV DD | - |
| SVDD | SerDes Core Logic Supply | N36 | - | SV DD | - |
| SVDD | SerDes Core Logic Supply | R34 | - | $\mathrm{SV}_{\mathrm{DD}}$ | - |
| SVDD | SerDes Core Logic Supply | R35 | - | SV DD | - |
| SVDD | SerDes Core Logic Supply | U33 | - | SV DD | - |
| SVDD | SerDes Core Logic Supply | V35 | - | $\mathrm{SV}_{\mathrm{DD}}$ | - |
| SVDD | SerDes Core Logic Supply | W34 | - | SV DD | - |
| SVDD | SerDes Core Logic Supply | Y36 | - | SV DD | - |

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | $\begin{aligned} & \text { Pin } \\ & \text { Type } \end{aligned}$ | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SVDD | SerDes Core Logic Supply | AH36 | - | SV ${ }_{\text {DD }}$ | - |
| XVDD | SerDes Transceiver Supply | AA29 | - | XV DD | - |
| XVDD | SerDes Transceiver Supply | AB30 | - | $X V_{\text {DD }}$ | - |
| XVDD | SerDes Transceiver Supply | AB31 | - | $X V_{\text {DD }}$ | - |
| XVDD | SerDes Transceiver Supply | AC33 | - | XV DD | - |
| XVDD | SerDes Transceiver Supply | AD32 | - | XV DD | - |
| XVDD | SerDes Transceiver Supply | AE30 | - | $X V_{\text {DD }}$ | - |
| XVDD | SerDes Transceiver Supply | AF31 | - | $X V_{\text {DD }}$ | - |
| XVDD | SerDes Transceiver Supply | E32 | - | $X V_{\text {DD }}$ | - |
| XVDD | SerDes Transceiver Supply | E33 | - | $X V_{\text {DD }}$ | - |
| XVDD | SerDes Transceiver Supply | F28 | - | XV VD | - |
| XVDD | SerDes Transceiver Supply | F30 | - | $X V_{\text {DD }}$ | - |
| XVDD | SerDes Transceiver Supply | G32 | - | $X V_{\text {DD }}$ | - |
| XVDD | SerDes Transceiver Supply | H31 | - | $X V_{\text {DD }}$ | - |
| XVDD | SerDes Transceiver Supply | H33 | - | $X V_{\text {DD }}$ | - |
| XVDD | SerDes Transceiver Supply | J28 | - | $X V_{\text {DD }}$ | - |
| XVDD | SerDes Transceiver Supply | J30 | - | $X V_{\text {DD }}$ | - |
| XVDD | SerDes Transceiver Supply | J32 | - | $X V_{\text {DD }}$ | - |
| XVDD | SerDes Transceiver Supply | K30 | - | $X V_{\text {DD }}$ | - |
| XVDD | SerDes Transceiver Supply | L30 | - | $X V_{\text {DD }}$ | - |
| XVDD | SerDes Transceiver Supply | L31 | - | $X V_{\text {DD }}$ | - |
| XVDD | SerDes Transceiver Supply | M29 | - | $X V_{\text {DD }}$ | - |
| XVDD | SerDes Transceiver Supply | N31 | - | $X V_{\text {DD }}$ | - |
| XVDD | SerDes Transceiver Supply | P30 | - | $X V_{\text {DD }}$ | - |
| XVDD | SerDes Transceiver Supply | P33 | - | $X V_{\text {DD }}$ | - |
| XVDD | SerDes Transceiver Supply | R29 | - | $X V_{\text {DD }}$ | - |
| XVDD | SerDes Transceiver Supply | R31 | - | $X V_{\text {DD }}$ | - |
| XVDD | SerDes Transceiver Supply | T29 | - | $X V_{\text {DD }}$ | - |
| XVDD | SerDes Transceiver Supply | T32 | - | $X V_{\text {DD }}$ | - |
| XVDD | SerDes Transceiver Supply | U30 | - | $X V_{\text {DD }}$ | - |
| XVDD | SerDes Transceiver Supply | V30 | - | $X V_{\text {DD }}$ | - |
| XVDD | SerDes Transceiver Supply | V32 | - | $X V_{\text {DD }}$ | - |
| XVDD | SerDes Transceiver Supply | W29 | - | $X V_{\text {DD }}$ | - |
| XVDD | SerDes Transceiver Supply | Y31 | - | $X V_{\text {DD }}$ | - |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Pin Assignments and Reset States

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| XVDD | SerDes Transceiver Supply | AH32 | - | XV ${ }_{\text {DD }}$ | - |
| LVDD | Ethernet Controller 1 and 2 Supply | AK33 | - | LV ${ }_{\text {DD }}$ | - |
| LVDD | Ethernet Controller 1 and 2 Supply | AP31 | - | LV ${ }_{\text {DD }}$ | - |
| LVDD | Ethernet Controller 1 and 2 Supply | AL31 | - | LV ${ }_{\text {DD }}$ | - |
| LVDD | Ethernet Controller 1 and 2 Supply | AN33 | - | LV ${ }_{\text {DD }}$ | - |
| LVDD | Ethernet Controller 1 and 2 Supply | AJ35 | - | LV ${ }_{\text {DD }}$ | - |
| LVDD | Ethernet Controller 1 and 2 Supply | AR35 | - | LV ${ }_{\text {DD }}$ | - |
| LVDD | Ethernet Controller 1 and 2 Supply | AM35 | - | LV ${ }_{\text {DD }}$ | - |
| POVDD | Fuse Programming Override Supply | AT17 | - | $\mathrm{POV}_{\text {DD }}$ | 39 |
| VDD_PL | Platform Supply | M26 | - | $\mathrm{V}_{\mathrm{DD}}$ PL | - |
| VDD_PL | Platform Supply | P26 | - | $\mathrm{V}_{\mathrm{DD}}$ PL | - |
| VDD_PL | Platform Supply | T26 | - | V ${ }_{\text {DD_PL }}$ | - |
| VDD_PL | Platform Supply | V26 | - | $\mathrm{V}_{\mathrm{DD}}$ PLL | - |
| VDD_PL | Platform Supply | Y26 | - | $\mathrm{V}_{\mathrm{DD}}$ _PL | - |
| VDD_PL | Platform Supply | AB26 | - | $\mathrm{V}_{\mathrm{DD}}$ _PL | - |
| VDD_PL | Platform Supply | AD26 | - | $\mathrm{V}_{\mathrm{DD}}$ PLL | - |
| VDD_PL | Platform Supply | N11 | - | $\mathrm{V}_{\mathrm{DD}}$ PL | - |
| VDD_PL | Platform Supply | R11 | - | $\mathrm{V}_{\mathrm{DD}}$ _PL | - |
| VDD_PL | Platform Supply | W11 | - | $\mathrm{V}_{\mathrm{DD}}$ PPL | - |
| VDD_PL | Platform Supply | AA11 | - | $\mathrm{V}_{\mathrm{DD} \text { - }} \mathrm{PL}$ | - |
| VDD_PL | Platform Supply | AE11 | - | $\mathrm{V}_{\mathrm{DD}}$ PPL | - |
| VDD_PL | Platform Supply | M12 | - | $\mathrm{V}_{\mathrm{DD}}$ PLL | - |
| VDD_PL | Platform Supply | P12 | - | $\mathrm{V}_{\mathrm{DD} \text { - }} \mathrm{PL}$ | - |
| VDD_PL | Platform Supply | T12 | - | $\mathrm{V}_{\mathrm{DD}}$ PLL | - |
| VDD_PL | Platform Supply | V12 | - | $\mathrm{V}_{\mathrm{DD}}$ PL | - |
| VDD_PL | Platform Supply | Y12 | - | $\mathrm{V}_{\mathrm{DD}} \mathrm{PL}$ | - |
| VDD_PL | Platform Supply | AB12 | - | $\mathrm{V}_{\mathrm{DD}}$ PL | - |
| VDD_PL | Platform Supply | AD12 | - | $\mathrm{V}_{\mathrm{DD}}$ PL | - |
| VDD_PL | Platform Supply | AE13 | - | $\mathrm{V}_{\mathrm{DD} \text { - }} \mathrm{PL}$ | - |
| VDD_PL | Platform Supply | AE15 | - | $\mathrm{V}_{\mathrm{DD}}$ PL | - |
| VDD_PL | Platform Supply | V16 | - | $V_{\text {DD_ }}$ PL | - |
| VDD_PL | Platform Supply | AE17 | - | $\mathrm{V}_{\mathrm{DD}}$ _PL | - |
| VDD_PL | Platform Supply | L11 | - | $\mathrm{V}_{\mathrm{DD}}$ PLL | - |
| VDD_PL | Platform Supply | AE19 | - | V ${ }_{\text {DD_ }}$ PL | - |

## Pin Assignments and Reset States

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDD_PL | Platform Supply | U11 | - | $\mathrm{V}_{\mathrm{DD}}$ PPL | - |
| VDD_PL | Platform Supply | AC11 | - | VDD_PL | - |
| VDD_PL | Platform Supply | V20 | - | $\mathrm{V}_{\mathrm{DD}}$ PIL | - |
| VDD_PL | Platform Supply | AE21 | - | $\mathrm{V}_{\mathrm{DD}}$ PL | - |
| VDD_PL | Platform Supply | V22 | - | $\mathrm{V}_{\mathrm{DD}}$ PL | - |
| VDD_PL | Platform Supply | U13 | - | $\mathrm{V}_{\mathrm{DD}}$ PLL | - |
| VDD_PL | Platform Supply | R27 | - | $\mathrm{V}_{\mathrm{DD}}$ PPL | - |
| VDD_PL | Platform Supply | U23 | - | $\mathrm{V}_{\mathrm{DD}}$ PLL | - |
| VDD_PL | Platform Supply | W23 | - | $\mathrm{V}_{\mathrm{DD}}$ PL | - |
| VDD_PL | Platform Supply | AA27 | - | $\mathrm{V}_{\mathrm{DD}}$ PLL | - |
| VDD_PL | Platform Supply | AC27 | - | $\mathrm{V}_{\mathrm{DD}}$ PLL | - |
| VDD_PL | Platform Supply | AE23 | - | $\mathrm{V}_{\mathrm{DD}}$ PL | - |
| VDD_PL | Platform Supply | M24 | - | $\mathrm{V}_{\mathrm{DD}}$ PPL | - |
| VDD_PL | Platform Supply | P24 | - | $\mathrm{V}_{\mathrm{DD}}$ _PL | - |
| VDD_PL | Platform Supply | T24 | - | $V_{\text {DD_PL }}$ | - |
| VDD_PL | Platform Supply | V24 | - | $\mathrm{V}_{\mathrm{DD}}$ PPL | - |
| VDD_PL | Platform Supply | Y24 | - | $\mathrm{V}_{\mathrm{DD}}$ PL | - |
| VDD_PL | Platform Supply | AB24 | - | $V_{\text {DD_PL }}$ | - |
| VDD_PL | Platform Supply | AD24 | - | $\mathrm{V}_{\mathrm{DD}}$ _PL | - |
| VDD_PL | Platform Supply | N25 | - | $\mathrm{V}_{\mathrm{DD}}$ PL | - |
| VDD_PL | Platform Supply | R25 | - | $\mathrm{V}_{\mathrm{DD}}$ _PL | - |
| VDD_PL | Platform Supply | U25 | - | $\mathrm{V}_{\mathrm{DD}}$ PLL | - |
| VDD_PL | Platform Supply | W25 | - | $V_{\text {DD_PL }}$ | - |
| VDD_PL | Platform Supply | AA25 | - | $\mathrm{V}_{\mathrm{DD}}$ _PL | - |
| VDD_PL | Platform Supply | AC25 | - | $\mathrm{V}_{\mathrm{DD}}$ PLL | - |
| VDD_PL | Platform Supply | N27 | - | $V_{\text {DD_PL }}$ | - |
| VDD_PL | Platform Supply | U27 | - | $\mathrm{V}_{\mathrm{DD}}$ _PL | - |
| VDD_PL | Platform Supply | W28 | - | $\mathrm{V}_{\mathrm{DD}}$ PL | - |
| VDD_PL | Platform Supply | AE25 | - | $\mathrm{V}_{\mathrm{DD}}$ PPL | - |
| VDD_PL | Platform Supply | AF24 | - | $\mathrm{V}_{\mathrm{DD}}$ _PL | - |
| VDD_PL | Platform Supply | AF22 | - | $\mathrm{V}_{\mathrm{DD}}$ PPL | - |
| VDD_PL | Platform Supply | AF20 | - | $\mathrm{V}_{\mathrm{DD}}$ _PL | - |
| VDD_PL | Platform Supply | AF16 | - | $\mathrm{V}_{\mathrm{DD}}$ PPL | - |
| VDD_PL | Platform Supply | W13 | - | $\mathrm{V}_{\mathrm{DD}}$ _PL | - |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Pin Assignments and Reset States

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDD_PL | Platform Supply | AF18 | - | $\mathrm{V}_{\mathrm{DD}}$ PPL | - |
| VDD_PL | Platform Supply | V14 | - | $\mathrm{V}_{\mathrm{DD}}$ PL | - |
| VDD_PL | Platform Supply | V18 | - | $\mathrm{V}_{\mathrm{DD}}$ PLL | - |
| VDD_PL | Platform Supply | L13 | - | $\mathrm{V}_{\mathrm{DD}}$ PL | - |
| VDD_PL | Platform Supply | L15 | - | $\mathrm{V}_{\mathrm{DD}}$ PLL | - |
| VDD_PL | Platform Supply | L17 | - | $\mathrm{V}_{\mathrm{DD}}$ PL | - |
| VDD_PL | Platform Supply | L19 | - | $\mathrm{V}_{\mathrm{DD}}$ PL | - |
| VDD_PL | Platform Supply | L21 | - | $\mathrm{V}_{\mathrm{DD}}$ PL | - |
| VDD_PL | Platform Supply | L23 | - | $\mathrm{V}_{\mathrm{DD}}$ _PL | - |
| VDD_PL | Platform Supply | L25 | - | $\mathrm{V}_{\mathrm{DD}}$ PLL | - |
| VDD_PL | Platform Supply | AF14 | - | $\mathrm{V}_{\mathrm{DD}}$ PLL | - |
| VDD_PL | Platform Supply | N23 | - | $\mathrm{V}_{\mathrm{DD}}$ _PL | - |
| VDD_PL | Platform Supply | R23 | - | $\mathrm{V}_{\mathrm{DD}}$ PLL | - |
| VDD_PL | Platform Supply | AA23 | - | $\mathrm{V}_{\mathrm{DD}}$ _PL | - |
| VDD_PL | Platform Supply | AC23 | - | $\mathrm{V}_{\mathrm{DD}}$ _PL | - |
| VDD_PL | Platform Supply | U21 | - | $\mathrm{V}_{\mathrm{DD}}$ PPL | - |
| VDD_PL | Platform Supply | W21 | - | $\mathrm{V}_{\mathrm{DD}}$ PPL | - |
| VDD_PL | Platform Supply | U15 | - | V ${ }_{\text {DD_PL }}$ | - |
| VDD_PL | Platform Supply | AC21 | - | $\mathrm{V}_{\mathrm{DD}}$ _PL | - |
| VDD_PL | Platform Supply | AD22 | - | $\mathrm{V}_{\mathrm{DD}} \mathrm{PL}$ | - |
| VDD_PL | Platform Supply | M22 | - | V ${ }_{\text {DD_PL }}$ | - |
| VDD_PL | Platform Supply | N13 | - | $\mathrm{V}_{\mathrm{DD}}$ PPL | - |
| VDD_PL | Platform Supply | AC13 | - | $\mathrm{V}_{\mathrm{DD}} \mathrm{PL}$ | - |
| VDD_PL | Platform Supply | P22 | - | $\mathrm{V}_{\mathrm{DD}}$ _PL | - |
| VDD_PL | Platform Supply | T22 | - | $\mathrm{V}_{\mathrm{DD}} \mathrm{PL}$ | - |
| VDD_PL | Platform Supply | Y22 | - | $\mathrm{V}_{\mathrm{DD}} \mathrm{PL}$ | - |
| VDD_PL | Platform Supply | AB22 | - | $\mathrm{V}_{\mathrm{DD}}$ PL | - |
| VDD_PL | Platform Supply | AA13 | - | $\mathrm{V}_{\mathrm{DD}}$ PL | - |
| VDD_PL | Platform Supply | R13 | - | $\mathrm{V}_{\mathrm{DD}} \mathrm{PL}$ | - |
| VDD_PL | Platform Supply | M14 | - | $\mathrm{V}_{\mathrm{DD}}$ PL | - |
| VDD_PL | Platform Supply | U17 | - | $\mathrm{V}_{\mathrm{DD}}$ PL | - |
| VDD_PL | Platform Supply | U19 | - | $\mathrm{V}_{\mathrm{DD} \text { - }} \mathrm{PL}$ | - |
| VDD_PL | Platform Supply | T14 | - | $\mathrm{V}_{\mathrm{DD}}$ PL | - |
| VDD_PL | Platform Supply | AD14 | - | $\mathrm{V}_{\mathrm{DD}}$ PL | - |

## Pin Assignments and Reset States

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDD_PL | Platform Supply | AD16 | - | V ${ }_{\text {DD_PL }}$ | - |
| VDD_PL | Platform Supply | AD18 | - | $\mathrm{V}_{\mathrm{DD}}$ _PL | - |
| VDD_PL | Platform Supply | AD20 | - | $\mathrm{V}_{\mathrm{DD}}$ PLL | - |
| VDD_PL | Platform Supply | Y14 | - | $\mathrm{V}_{\mathrm{DD}}$ PLL | - |
| VDD_CA | Core/L2 Group A (0-3) Supply | T20 | - | $\mathrm{V}_{\text {DD_ }} \mathrm{CA}$ | - |
| VDD_CA | Core/L2 Group A (0-3) Supply | P20 | - | $\mathrm{V}_{\text {DD_ }} \mathrm{CA}$ | - |
| VDD_CA | Core/L2 Group A (0-3) Supply | R21 | - | $\mathrm{V}_{\text {DD_ }} \mathrm{CA}$ | - |
| VDD_CA | Core/L2 Group A (0-3) Supply | R19 | - | $\mathrm{V}_{\text {DD_ }}$ CA | - |
| VDD_CA | Core/L2 Group A (0-3) Supply | P14 | - | $\mathrm{V}_{\text {DD_ }} \mathrm{CA}$ | - |
| VDD_CA | Core/L2 Group A (0-3) Supply | N19 | - | $\mathrm{V}_{\text {DD_ }} \mathrm{CA}$ | - |
| VDD_CA | Core/L2 Group A (0-3) Supply | M20 | - | $\mathrm{V}_{\mathrm{DD}}$ _CA | - |
| VDD_CA | Core/L2 Group A (0-3) Supply | N21 | - | $\mathrm{V}_{\text {DD_ }} \mathrm{CA}$ | - |
| VDD_CA | Core/L2 Group A (0-3) Supply | M16 | - | VDD_CA | - |
| VDD_CA | Core/L2 Group A (0-3) Supply | N15 | - | VDD_CA | - |
| VDD_CA | Core/L2 Group A (0-3) Supply | P16 | - | $\mathrm{V}_{\text {DD_ }} \mathrm{CA}$ | - |
| VDD_CA | Core/L2 Group A (0-3) Supply | T16 | - | $V_{\text {DD_ }}$ CA | - |
| VDD_CA | Core/L2 Group A (0-3) Supply | R17 | - | $V_{\text {DD_ }}$ CA | - |
| VDD_CA | Core/L2 Group A (0-3) Supply | T18 | - | $\mathrm{V}_{\text {DD_ }} \mathrm{CA}$ | - |
| VDD_CA | Core/L2 Group A (0-3) Supply | R15 | - | VDD_CA | - |
| VDD_CA | Core/L2 Group A (0-3) Supply | N17 | - | $V_{\text {DD_ }}$ CA | - |
| VDD_CA | Core/L2 Group A (0-3) Supply | M18 | - | $\mathrm{V}_{\text {DD_CA }}$ | - |
| VDD_CA | Core/L2 Group A (0-3) Supply | P18 | - | $\mathrm{V}_{\text {DD_ }} \mathrm{CA}$ | - |
| VDD_CB | Core/L2 Group B (4-7) Supply | W15 | - | $\mathrm{V}_{\text {DD_ }}$ CB | 29 |
| VDD_CB | Core/L2 Group B (4-7) Supply | W19 | - | $\mathrm{V}_{\text {DD_ }}$ CB | 29 |
| VDD_CB | Core/L2 Group B (4-7) Supply | AA19 | - | $\mathrm{V}_{\text {DD_ }} \mathrm{CB}$ | 29 |
| VDD_CB | Core/L2 Group B (4-7) Supply | Y20 | - | $\mathrm{V}_{\text {DD_ }} \mathrm{CB}$ | 29 |
| VDD_CB | Core/L2 Group B (4-7) Supply | AB14 | - | $\mathrm{V}_{\text {DD_ }} \mathrm{CB}$ | 29 |
| VDD_CB | Core/L2 Group B (4-7) Supply | AA21 | - | $\mathrm{V}_{\text {DD_ }} \mathrm{CB}$ | 29 |
| VDD_CB | Core/L2 Group B (4-7) Supply | Y16 | - | $\mathrm{V}_{\text {DD_ }}$ CB | 29 |
| VDD_CB | Core/L2 Group B (4-7) Supply | AA15 | - | $\mathrm{V}_{\text {DD_ }} \mathrm{CB}$ | 29 |
| VDD_CB | Core/L2 Group B (4-7) Supply | AC15 | - | $\mathrm{V}_{\mathrm{DD}}$ _CB | 29 |
| VDD_CB | Core/L2 Group B (4-7) Supply | AA17 | - | $\mathrm{V}_{\text {DD_ }} \mathrm{CB}$ | 29 |
| VDD_CB | Core/L2 Group B (4-7) Supply | AC17 | - | $\mathrm{V}_{\text {DD_ }} \mathrm{CB}$ | 29 |
| VDD_CB | Core/L2 Group B (4-7) Supply | W17 | - | $\mathrm{V}_{\text {DD_ }} \mathrm{CB}$ | 29 |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Pin Assignments and Reset States

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDD_CB | Core/L2 Group B (4-7) Supply | Y18 | - | VDD_CB | 29 |
| VDD_CB | Core/L2 Group B (4-7) Supply | AB18 | - | $V_{\text {DD_ }}$ CB | 29 |
| VDD_CB | Core/L2 Group B (4-7) Supply | AB16 | - | $V_{\text {DD_ }}$ CB | 29 |
| VDD_CB | Core/L2 Group B (4-7) Supply | AC19 | - | $V_{\text {DD_ }} \mathrm{CB}$ | 29 |
| VDD_CB | Core/L2 Group B (4-7) Supply | AB20 | - | $\mathrm{V}_{\text {DD_ }} \mathrm{CB}$ | 29 |
| AVDD_CC1 | Core Cluster PLL1 Supply | A20 | - | - | 13 |
| AVDD_CC2 | Core Cluster PLL2 Supply | A21 | - | - | 13 |
| AVDD_CC3 | Core Cluster PLL3 Supply | AT18 | - | - | 13 |
| AVDD_CC4 | Core Cluster PLL4 Supply | AT19 | - | - | 13 |
| AVDD_PLAT | Platform PLL Supply | AT20 | - | - | 13 |
| AVDD_DDR | DDR PLL Supply | A19 | - | - | 13 |
| AVDD_SRDS1 | SerDes PLL1 Supply | A33 | - | - | 13 |
| AVDD_SRDS2 | SerDes PLL2 Supply | U36 | - | - | 13 |
| AVDD_SRDS3 | SerDes PLL3 Supply | AE35 | - | - | 13 |
| SENSEVDD_PL1 | Platform Vdd Sense | AF11 | - | - | 8 |
| SENSEVDD_PL2 | Platform Vdd Sense | L27 | - | - | 8 |
| SENSEVDD_CA | Core Group A Vdd Sense | K16 | - | - | 8 |
| SENSEVDD_CB | Core Group B Vdd Sense | AG15 | - | - | 8 |
| Analog Signals |  |  |  |  |  |
| MVREF | SSTL_1.5/1.8 Reference Voltage | B19 | 1 | $\mathrm{GV}_{\mathrm{DD}} / 2$ | - |
| SD_IMP_CAL_TX | SerDes Tx Impedance Calibration | AF30 | 1 |  | 23 |
| SD_IMP_CAL_RX | SerDes Rx Impedance Calibration | B27 | I |  | 24 |
| TEMP_ANODE | Temperature Diode Anode | C21 | - | internal diode | 9 |
| TEMP_CATHODE | Temperature Diode Cathode | B21 | - | internal diode | 9 |
| No Connection Pins |  |  |  |  |  |
| NC01 | No Connection | J13 | - | - | 11 |
| NC02 | No Connection | AB28 | - | - | 11 |
| NC03 | No Connection | E16 | - | - | 11 |
| NC04 | No Connection | AC29 | - | - | 11 |
| NC05 | No Connection | K14 | - | - | 11 |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Pin Assignments and Reset States

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | Pin Type | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| NC06 | No Connection | C26 | - | - | 11 |
| NC07 | No Connection | E27 | - | - | 11 |
| NC08 | No Connection | AE29 | - | - | 11 |
| NC09 | No Connection | AG26 | - | - | 11 |
| NC10 | No Connection | AF26 | - | - | 11 |
| NC11 | No Connection | AC28 | - | - | 11 |
| NC12 | No Connection | AA28 | - | - | 11 |
| NC13 | No Connection | J15 | - | - | 11 |
| NC14 | No Connection | J14 | - | - | 11 |
| NC15 | No Connection | AD29 | - | - | 11 |
| NC16 | No Connection | J16 | - | - | 11 |
| NC17 | No Connection | AG28 | - | - | 11 |
| NC18 | No Connection | AE28 | - | - | 11 |
| NC19 | No Connection | AF28 | - | - | 11 |
| NC20 | No Connection | H27 | - | - | 11 |
| NC21 | No Connection | H12 | - | - | 11 |
| NC22 | No Connection | H13 | - | - | 11 |
| NC23 | No Connection | H16 | - | - | 11 |
| NC24 | No Connection | AH30 | - | - | 11 |
| NC25 | No Connection | AH29 | - | - | 11 |
| NC26 | No Connection | Y28 | - | - | 11 |
| NC27 | No Connection | AN13 | - | - | 11 |
| NC28 | No Connection | J11 | - | - | 11 |
| NC29 | No Connection | AB29 | - | - | 11 |
| NC30 | No Connection | K11 | - | - | 11 |
| NC31 | No Connection | AD28 | - | - | 11 |
| NC32 | No Connection | A27 | - | - | 11 |
| NC33 | No Connection | K15 | - | - | 11 |
| NC34 | No Connection | H15 | - | - | 11 |
| NC35 | No Connection | K13 | - | - | 11 |
| NC36 | No Connection | K12 | - | - | 11 |
| NC37 | No Connection | G17 | - | - | 11 |
| NC38 | No Connection | H17 | - | - | 11 |
| NC39 | No Connection | C20 | - | - | 11 |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Pin Assignments and Reset States

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | $\begin{aligned} & \text { Pin } \\ & \text { Type } \end{aligned}$ | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| NC40 | No Connection | F18 | - | - | 11 |
| NC41 | No Connection | AT14 | - | - | 11 |
| NC42 | No Connection | C27 | - | - | 11 |
| NC43 | No Connection | R28 | - | - | 11 |
| NC44 | No Connection | AM12 | - | - | 11 |
| NC45 | No Connection | AP11 | - | - | 11 |
| NC46 | No Connection | U28 | - | - | 11 |
| NC47 | No Connection | AG29 | - | - | 11 |
| NC48 | No Connection | G27 | - | - | 11 |
| NC49 | No Connection | V28 | - | - | 11 |
| NC50 | No Connection | AG27 | - | - | 11 |
| NC51 | No Connection | E18 | - | - | 11 |
| NC52 | No Connection | F17 | - | - | 11 |
| NC53 | No Connection | AF27 | - | - | 11 |
| NC54 | No Connection | AP14 | - | - | 11 |
| NC55 | No Connection | D26 | - | - | 11 |
| NC56 | No Connection | C19 | - | - | 11 |
| NC57 | No Connection | D18 | - | - | 11 |
| NC58 | No Connection | D27 | - | - | 11 |
| NC59 | No Connection | B26 | - | - | 11 |
| NC60 | No Connection | AF29 | - | - | 11 |
| NC61 | No Connection | T28 | - | - | 11 |
| NC62 | No Connection | W27 | - | - | 11 |

Reserved Pins

| Reserve01 | - | AN28 | - | - | 11 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Reserve02 | - | AL25 | - | - | 11 |
| Reserve03 | - | AR28 | - | - | 11 |
| Reserve04 | - | AH25 | - | - | 11 |
| Reserve05 | - | AJ25 | - | - | 11 |
| Reserve06 | - | AH24 | - | - | 11 |
| Reserve07 | - | AK26 | - | - | 11 |
| Reserve08 | - | AM27 | - | - | 11 |
| Reserve09 | - | AR27 | - | - | 11 |
| Reserve10 |  | AK25 | - | - | 11 |

## Pin Assignments and Reset States

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package Pin Number | Pin Type | Power Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Reserve11 | - | AH27 | - | - | 11 |
| Reserve12 | - | AR26 | - | - | 11 |
| Reserve13 | - | AT27 | - | - | 11 |
| Reserve14 | - | AH26 | - | - | 11 |
| Reserve15 | - | AJ27 | - | - | 11 |
| Reserve16 | - | AT26 | - | - | 11 |
| Reserve17 | - | AN26 | - | - | 11 |
| Reserve18 | - | AJ26 | - | - | 11 |
| Reserve19 | - | AG25 | - | - | 11 |
| Reserve20 | - | AP27 | - | - | 11 |
| Reserve21 | - | AM25 | - | - | 11 |
| Reserve22 | - | AP28 | - | - | 11 |
| Reserve23 | - | AL28 | - | - | 11 |
| Reserve24 | - | AG24 | - | - | 11 |
| Reserve25 | - | AP26 | - | - | 11 |
| Reserve26 | - | AJ24 | - | - | 11 |
| Reserve27 | - | AM28 | - | - | 11 |
| Reserve28 | - | AR25 | - | - | 11 |
| Reserve29 | - | AM24 | - | - | 11 |
| Reserve30 | - | AL27 | - | - | 11 |
| Reserve31 | - | AT28 | - | - | 11 |
| Reserve32 | - | AT25 | - | - | 11 |
| Reserve33 | - | AL24 | - | - | 11 |
| Reserve34 | - | AL26 | - | - | 11 |
| Reserve35 | - | AK24 | - | - | 11 |
| Reserve36 | - | AN25 | - | - | 11 |
| Reserve37 | - | AK27 | - | - | 11 |
| Reserve38 | - | AP25 | - | - | 11 |
| Reserve39 | - | AM26 | - | - | 11 |
| Reserve40 | - | AN27 | - | - | 11 |
| Reserve41 | - | AL33 | - | - | 11 |
| Reserve42 | - | C32 | - | - | 11 |
| Reserve43 | - | U35 | - | - | 11 |
| Reserve44 | - | AD34 | - | - | 11 |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

Pin Assignments and Reset States
Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package <br> Pin Number | Pin <br> Type | Power <br> Supply | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Reserve45 | - | D32 | - | - | 11 |
| Reserve46 | - | U32 | - | - | 11 |
| Reserve47 | - | AD33 | - | - | 11 |
| Reserve48 | - | N28 | - | GND | 21 |
| Reserve49 | - | AG11 | - | GND | 21 |
| Reserve50 | - | L28 | - | GND | 21 |
| Reserve51 | - | AG12 | - | GND | 21 |
| Reserve52 | - | M28 | - | GND | 21 |
| Reserve53 | - | AH12 | - | GND | 21 |
| Reserve54 | - | P28 | - | GND | 21 |
| Reserve55 | - | AH11 | - | GND | 21 |
| Reserve56 |  | - | - | - | 11 |

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package <br> Pin Number | Pin <br> Type | Power <br> Supply | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |

## Notes:

1. Recommend that a weak pull-up resistor $(2-10 \mathrm{~K} \Omega)$ be placed on this pin to OVDD.
2. This pin is an open drain signal.
3. This pin is a reset configuration pin. It has a weak ( $\sim 20 \mathrm{~K} \Omega$ ) internal pull-up P-FET that is enabled only when the processor is in the reset state. This pull-up is designed such that it can be overpowered by an external $4.7-\mathrm{kO}$ resistor. However, if the signal is intended to be high after reset, and if there is any device on the net that might pull down the value of the net at reset, a pull up or active driver is needed.
4. Functionally, this pin is an output, but structurally it is an I/O because it either samples configuration input during reset or because it has other manufacturing test functions. This pin will therefore be described as an I/O for boundary scan.
5. Recommend that a weak pull-up resistor ( $2-10 \mathrm{k} \Omega$ ) be placed on this pin to BVDD in order to ensure no random chip select assertion due to possible noise, etc.
6. This output is actively driven during reset rather than being three-stated during reset.
7. These JTAG pins have weak ( $\sim 20 \mathrm{k} \Omega$ ) internal pull-up P-FETs that are always enabled.
8. These pins are connected to the correspondent power and ground nets internally and may be connected as a differential pair to be used by the voltage regulators with remote sense function.
9. These pins may be connected to a temperature diode monitoring device such as the Analog Devices, ADT7461A ${ }^{\text {TM. }}$. If a temperature diode monitoring device will not be connected, these pins may be connected to test point or left as a no connect.
10. If this pin is connected to a device that pulls down during reset, an external pull-up is required to drive this pin to a safe state during reset.
11. Do not connect.
12. These are test signals for factory use only and must be pulled up ( $100 \Omega-1 \mathrm{k} \Omega$ ) to OVDD for normal machine operation.
13. Independent supplies derived from board $\mathrm{V}_{\mathrm{DD}} \mathrm{PL}$ (core clusters, platform, DDR) or $\mathrm{SV}_{\mathrm{DD}}$ (SerDes).
14. Recommend that a pull-up resistor ( $1 \mathrm{k} \Omega$ ) be placed on this pin to OVDD if $I^{2} \mathrm{C}$ interface is used.
15. This pin requires an external $1 \mathrm{k} \Omega$ pull-down resistor to prevent PHY from seeing a valid Transmit Enable before it is actively driven.
16. For DDR2, Dn_MDIC[0] is grounded through an 18.2- $\Omega$ (full-strength mode) or $36.4-\Omega$ (half-strength mode) precision $1 \%$ resistor and Dn_MDIC[1] is connected to GVDD through an 18.2- $\Omega$ (full-strength mode) or $36.4-\Omega$ (half-strength mode) precision $1 \%$ resistor. These pins are used for automatic calibration of the DDR2 IOs. For DDR3, Dn_MDIC[0] is grounded through an $40-\Omega$ (half-strength mode) precision $1 \%$ resistor and Dn_MDIC[1] is connected to GVDD through an 40- $\Omega$ (half-strength mode) precision $1 \%$ resistor. These pins are used for automatic calibration of the DDR3 IOs for half-strength mode. Full-strength mode should not be calibrated.
17. These pins should be left floating.
18. These pins should be pulled up to 1.2 V through a $180 \Omega \pm 1 \%$ resistor for EM2_MDC and a $330 \Omega \pm 1 \%$ resistor for EM2_MDIO.
19. Pin has a weak ( $\sim 20 \mathrm{k} \Omega$ ) internal pull-up.
20. These pins should be pulled to ground (GND)
21. Ethernet MII Management Interface 2 pins function as open drain I/Os. The interface conforms to 1.2 V nominal voltage levels. $\mathrm{LV}_{\mathrm{DD}}$ must be powered to use this interface.
22. This pin requires a $200-\Omega$ pull-up to $X V_{D D}$.
23. This pin requires a $200-\Omega$ pull-up to $S V_{D D}$.
24. GPIO is on $L V_{D D}$ power plane, not $O V_{D D}$.
25. Functionally, this pin is an I/O, but may act as an output only or an input only depending on the pin mux configuration defined by the RCW.
26. See Section 3.6, "Connection Recommendations," for additional details on this signal.

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

Table 1. P4080 Pins List by Bus (continued)

| Signal | Signal Description | Package <br> Pin Number | Pin <br> Type | Power <br> Supply |
| :---: | :---: | :---: | :---: | :---: |
| Notes |  |  |  |  |

28. For reduced core (cores 4-7 disabled) P4080 mode, this signal must be pulled low to GND.
29. For reduced core (cores 4-7 disabled) P4080 mode, voltage rail may be connected to GND to reduce power consumption.
30. Warning, incorrect voltage select settings can lead to irreversible device damage. This pin requires an external pull-up or pulldown resistor to configure IO_VSEL[n] state. See Section 3.2, "Supply Power Setting."
31. Pin must NOT be pulled down during power-on reset.
32. SD_REF_CLK3 is required when either bank 2 or bank 3 are enabled. See Section 2.20.2, "SerDes Reference Clocks."
33. SDHC_DAT[4:7] require $C_{D D}=3.3 \mathrm{~V}$ when muxed extended SDHC data signals are enabled via the RCW[SPI] field.
34. The cfg_dram_type (LA[24]) reset configuration pin must select the correct DRAM type such that the selected DDR $\mathrm{GV}_{\mathrm{DD}}=\mathrm{XV}$ DD. Incorrect voltage select settings can lead to irreversible device damage.
35. See Section 2.2, "Power Sequencing," and Section 5, "Security Fuse Processor," for additional details on this signal.

## 2 Electrical Characteristics

This section provides the AC and DC electrical specifications for the P4080. The P4080 is currently targeted to these specifications, some of which are independent of the I/O cell but are included for a more complete reference. These are not purely I/O buffer design specifications.

### 2.1 Overall DC Electrical Characteristics

This section describes the ratings, conditions, and other characteristics.

### 2.1.1 Absolute Maximum Ratings

Table 2 provides the absolute maximum ratings.
Table 2. Absolute Maximum Ratings ${ }^{1}$

| Characteristic | Symbol | Max Value | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: |
| Core Group A (cores 0-3) supply voltage | SENSEVDD_CA | -0.3 to 1.1 | V | 10 |
| Core Group B (cores 4-7) supply voltage | SENSEVDD_CB | -0.3 to 1.1 | V | 10 |
| Platform supply voltage | SENSEVDD_PLn | -0.3 to 1.1 | V | 10, 11 |
| PLL supply voltage (Core, Platform, DDR) | $\mathrm{AV}_{\mathrm{DD}}$ | -0.3 to 1.1 | V | - |
| PLL supply voltage (SerDes, filtered from $\mathrm{SV}_{\text {DD }}$ ) | $\mathrm{AV}_{\text {DD_SRDS }}$ | -0.3 to 1.1 | V | - |
| Fuse programming override supply | POV ${ }_{\text {DD }}$ | -0.3 to 1.65 | V | - |
| DUART, I ${ }^{2}$ C, eSHDC, DMA, MPIC, GPIO, system control and power management, clocking, debug, I/O voltage select, and JTAG I/O voltage | OV DD | -0.3 to 3.63 | V | - |
| eSPI | $C V_{\text {DD }}$ | $\begin{aligned} & \hline-0.3 \text { to } 3.63 \\ & -0.3 \text { to } 2.75 \\ & -0.3 \text { to } 1.98 \end{aligned}$ | V | - |
| DDR DRAM I/O voltage  <br>   <br>   <br> DDR2  <br> DDR3  | GV ${ }_{\text {DD }}$ | $\begin{aligned} & -0.3 \text { to } 1.98 \\ & -0.3 \text { to } 1.65 \end{aligned}$ | V | - |

P4080 QorIQ Integrated Processor Hardware Specifications, Rev. 0

Table 2. Absolute Maximum Ratings ${ }^{1}$ (continued)

| Characteristic | Symbol | Max Value | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: |
| Enhanced local bus I/O voltage | $\mathrm{BV}_{\mathrm{DD}}$ | -0.3 to 3.63 <br> -0.3 to 2.75 <br> -0.3 to 1.98 | V | - |
| Core power supply for SerDes transceivers |  | -0.3 to 1.1 | V | - |
| Pad power supply for SerDes transceivers | $\mathrm{SV}_{\mathrm{DD}}$ | $\mathrm{XV}_{\mathrm{DD}}$ | -0.3 to 1.98 <br> -0.3 to 1.65 | V |
|  |  | -0.3 to 3.63 |  |  |
| Ethernet I/O, Ethernet Management Interface 1 (EMI1), USB, | $\mathrm{LV}_{\mathrm{DD}}$ | -0.3 to 2.75 |  |  |
| 1588, GPIO |  | -0.3 to 1.98 | V | - |
| Ethernet Management Interface 2 (EMI2) | - | -0.3 to 1.32 | V | 8 |

Table 2. Absolute Maximum Ratings ${ }^{1}$ (continued)

| Characteristic |  | Symbol | Max Value | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage | DDR2/DDR3 DRAM signals | MV ${ }_{\text {IN }}$ | -0.3 to (GV $\mathrm{DD}+0.3$ ) | V | 2, 5 |
|  | DDR2/DDR3 DRAM reference | $\mathrm{MV}_{\text {REF }} n$ | -0.3 to ( $\mathrm{GV}_{\mathrm{DD}} / 2+0.3$ ) | V | 2, 5 |
|  | Ethernet signals (except EMI2) | $\mathrm{LV}_{\text {IN }}$ | -0.3 to ( $\mathrm{LV}_{\mathrm{DD}}+0.3$ ) | V | 4,5 |
|  | eSPI | $\mathrm{CV}_{\text {IN }}$ | -0.3 to ( $\left.\mathrm{CV}_{\mathrm{DD}}+0.3\right)$ | V | 5, 6 |
|  | Enhanced local bus signals | $\mathrm{BV}_{\text {IN }}$ | -0.3 to ( $\mathrm{BV}_{\mathrm{DD}}+0.3$ ) | V | 5, 7 |
|  | DUART, I ${ }^{2}$ C, eSHDC, DMA, MPIC, GPIO, system control and power management, clocking, debug, I/O voltage select, and JTAG I/O voltage | $\mathrm{OV}_{\text {IN }}$ | -0.3 to ( $\left.\mathrm{OV}_{\mathrm{DD}}+0.3\right)$ | V | 3, 5 |
|  | SerDes signals | $X V_{\text {IN }}$ | -0.4 to ( $\mathrm{XV} \mathrm{VDD}+0.3$ ) | V | 5 |
|  | Ethernet Management Interface 2 signals | - | -0.3 to (1.2 + 0.3) | V | - |
| Storage temperature range |  | $\mathrm{T}_{\text {STG }}$ | -55 to 150 | ${ }^{\circ} \mathrm{C}$ | - |

## Notes:

1. Functional operating conditions are given in Table 3. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
2. Caution: $\mathrm{MV}_{\mathrm{IN}}$ must not exceed $\mathrm{GV}_{\mathrm{DD}}$ by more than 0.3 V . This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
3. Caution: $\mathrm{OV}_{\mathrm{IN}}$ must not exceed $\mathrm{OV}_{\mathrm{DD}}$ by more than 0.3 V . This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
4. Caution: $\mathrm{LV}_{\mathrm{IN}}$ must not exceed $\mathrm{LV}_{\mathrm{DD}}$ by more than 0.3 V . This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
5. (C,X,B,G,L,O) $V_{I N}$ and $\mathrm{MV}_{\text {REF }} n$ may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 7.
6. Caution: $\mathrm{CV}_{I N}$ must not exceed $\mathrm{CV}_{\mathrm{DD}}$ by more than 0.3 V . This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
7. Caution: $B V_{I N}$ must not exceed $B V_{D D}$ by more than 0.3 V . This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
8. Ethernet MII Management Interface 2 pins function as open drain I/Os. The interface shall conform to 1.2 V nominal voltage levels. $\mathrm{LV}_{\mathrm{DD}}$ must be powered to use this interface.
9. $\mathrm{XV}_{\mathrm{DD}}$ must be at the same voltage level as $\mathrm{GV}_{\mathrm{DD}}$. The cfg_dram_type (LA[24]) reset configuration pin must select the correct DRAM type such that the selected DDR $\mathrm{GV}_{\mathrm{DD}}=\mathrm{XV}_{\mathrm{DD}}$. Incorrect voltage select settings can lead to irreversible device damage.
10. Supply voltage specified at the voltage sense pin. Voltage input pins should be regulated to provide specified voltage at the sense pin.
11. Implementation may choose either SENSEVDD_PLn pin for feedback loop. If the platform and core groups are supplied by a single regulator, it is recommended that SENSEVDD_CA be used.

### 2.1.2 Recommended Operating Conditions

Table 3 provides the recommended operating conditions for this device. Note that the values shown are the recommended operating conditions and proper device operation outside these conditions is not guaranteed.

Table 3. Recommended Operating Conditions

| Characteristic | Symbol | Recommended Value | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: |
| Core Group A (cores 0-3) supply voltage | SENSEVDD_CA | $1.0 \mathrm{~V} \pm 50 \mathrm{mV}$ | V | - |
| Core Group B (cores 4-7) supply voltage | SENSEVDD_CB | $1.0 \mathrm{~V} \pm 50 \mathrm{mV}$ | V | - |
| Platform supply voltage | SENSEVDD_PLn | $1.0 \mathrm{~V} \pm 50 \mathrm{mV}$ | V | - |
| PLL supply voltage (Core, Platform, DDR) | $A V_{D D}$ | $1.0 \mathrm{~V} \pm 50 \mathrm{mV}$ | V | - |
| PLL supply voltage (SerDes) | $\mathrm{AV}_{\text {DD_SRDS }}$ | $1.0 \mathrm{~V} \pm 50 \mathrm{mV}$ | V | - |
| Fuse Programming Override Supply | $\mathrm{POV}_{\text {DD }}$ | $1.5 \mathrm{~V} \pm 75 \mathrm{mV}$ | V | 2 |
| DUART, I ${ }^{2}$ C, eSHDC, DMA, MPIC, GPIO, system control and power management, clocking, debug, I/O voltage select, and JTAG I/O voltage | OV DD | $3.3 \mathrm{~V} \pm 165 \mathrm{mV}$ | V | - |
| eSPI | $C V_{\text {DD }}$ | $\begin{gathered} 3.3 \mathrm{~V} \pm 165 \mathrm{mV} \\ 2.5 \mathrm{~V} \pm 125 \mathrm{mV} \\ 1.8 \mathrm{~V} \pm 90 \mathrm{mV} \end{gathered}$ |  | - |
| DDR DRAM I/O voltage | $\mathrm{GV}_{\mathrm{DD}}$ | $\begin{aligned} & 1.8 \mathrm{~V} \pm 90 \mathrm{mV} \\ & 1.5 \mathrm{~V} \pm 75 \mathrm{mV} \end{aligned}$ | V | - |
| Enhanced Local bus I/O voltage | $B V_{\text {DD }}$ | $\begin{gathered} 3.3 \mathrm{~V} \pm 165 \mathrm{mV} \\ 2.5 \mathrm{~V} \pm 125 \mathrm{mV} \\ 1.8 \mathrm{~V} \pm 90 \mathrm{mV} \end{gathered}$ | V | - |
| Core power supply for SerDes transceivers | SV DD | $1.0 \mathrm{~V} \pm 50 \mathrm{mV}$ | V | - |
| Pad power supply for SerDes transceivers | $X V_{\text {DD }}$ | $\begin{aligned} & 1.8 \mathrm{~V} \pm 90 \mathrm{mV} \\ & 1.5 \mathrm{~V} \pm 75 \mathrm{mV} \end{aligned}$ | V | - |
| Ethernet I/O, Ethernet Management Interface 1 (EMI1), USB, 1588, GPIO | LV DD | $\begin{gathered} 3.3 \mathrm{~V} \pm 165 \mathrm{mV} \\ 2.5 \mathrm{~V} \pm 125 \mathrm{mV} \\ 1.8 \mathrm{~V} \pm 90 \mathrm{mV} \end{gathered}$ | V | 1, 4 |

Table 3. Recommended Operating Conditions (continued)

| Characteristic |  | Symbol | Recommended Value | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage | DDR2/DDR3 DRAM signals | MV ${ }_{\text {IN }}$ | GND to $\mathrm{GV}_{\mathrm{DD}}$ | V | - |
|  | DDR2 DRAM reference | MV REF n | $\mathrm{GV}_{\mathrm{DD}} / 2 \pm 2 \%$ | V | - |
|  | DDR3 DRAM reference | $\mathrm{MV}_{\text {REF }} n$ | $\mathrm{GV}_{\mathrm{DD}} / 2 \pm 1 \%$ | V | - |
|  | Ethernet signals (except EMI2), USB, 1588, GPIO | $\mathrm{LV}_{\text {IN }}$ | GND to LV ${ }_{\text {DD }}$ | V | - |
|  | eSPI | $\mathrm{CV}_{\text {IN }}$ | GND to $\mathrm{CV}_{\text {DD }}$ | V | - |
|  | Local bus signals | $\mathrm{BV}_{\text {IN }}$ | GND to $\mathrm{BV}_{\mathrm{DD}}$ | V | - |
|  | DUART, I ${ }^{2}$ C, eSHDC, DMA, MPIC, GPIO, system control and power management, clocking, debug, I/O voltage select, and JTAG I/O voltage | $\mathrm{OV}_{\text {IN }}$ | GND to $\mathrm{OV}_{\mathrm{DD}}$ | V | - |
|  | Serdes signals | $X V_{\text {IN }}$ | GND to $\mathrm{XV} \mathrm{V}_{\text {D }}$ | V | - |
|  | Ethernet Management Interface 2 (EMI2) signals | - | GND to 1.2V | V | 3 |
| Operating temperature range | Normal operation | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}, \\ & \mathrm{~T}_{\mathrm{J}} \end{aligned}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0(\min ) \text { to } \\ & \mathrm{T}_{\mathrm{J}}=105(\max ) \end{aligned}$ | ${ }^{\circ} \mathrm{C}$ | - |
|  | Secure Boot Fuse Programming | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}, \\ & \mathrm{~T}_{\mathrm{J}} \end{aligned}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0(\min ) \text { to } \\ & \mathrm{T}_{\mathrm{J}}=70(\max ) \end{aligned}$ | ${ }^{\circ} \mathrm{C}$ | 2 |

## Note:

1. Selecting RGMII limits to $\mathrm{LV}_{\mathrm{DD}}=2.5 \mathrm{~V}$
2. $\mathrm{POV}_{\mathrm{DD}}$ must be supplied 1.5 V and the P 4080 must operate in the specified fuse programming temperature range only during secure boot fuse programming. For all other operating conditions, $\mathrm{POV}_{\text {DD }}$ must be tied to GND, subject to the power sequencing constraints shown in Section 2.2, "Power Sequencing."
3. Ethernet MII Management Interface 2 pins function as open drain I/Os. The interface conforms to 1.2-V nominal voltage levels. LV DD must be powered to use this interface.
4. If $L V_{D D}=3.3 \mathrm{~V}$ or 1.8 V is selected for USB , all other signals associated with $L V_{D D}$ must meet all $\mathrm{V}_{I H}$ requirements associated with external device inputs. (Standard serial management interfaces support 2.5 V or 3.3 V ).

Figure 7 shows the undershoot and overshoot voltages at the interfaces of the P4080.

$\mathrm{t}_{\mathrm{CLOCK}}$ refers to the clock period associated with the respective interface:
For I2C OV ${ }_{\text {DD }}$, $\mathrm{t}_{\mathrm{CLOCK}}$ references SYSCLK.
For DDR GV ${ }_{\text {DD }}, \mathrm{t}_{\mathrm{CLOCK}}$ references SYSCLK.
For eSPI CV ${ }_{\text {DD }}$, $\mathrm{t}_{\text {CLOCK }}$ references SPI_CLK.
For eLBC BV ${ }_{\text {DD }}$, $\mathrm{t}_{\mathrm{CLOCK}}$ references LCLK.
For SerDes XV ${ }_{\text {DD }}$, $\mathrm{t}_{\text {CLOCK }}$ references SD_REF_CLK.
For dTSEC LV ${ }_{\text {DD }}, \mathrm{t}_{\mathrm{CLOCK}}$ references EC_GTX_CLK125.
For JTAG OV ${ }_{\text {DD }}$, $\mathrm{t}_{\mathrm{CLOCK}}$ references TCK.
Figure 7. Overshoot/Undershoot Voltage for $\mathrm{BV}_{\mathrm{DD}} / \mathrm{GV}_{\mathrm{DD}} / \mathrm{LV}_{\mathrm{DD}} / \mathrm{OV}_{\mathrm{DD}} / \mathrm{XV}_{\mathrm{DD}} / \mathrm{CV}_{\mathrm{DD}}$
The core and platform voltages must always be provided at nominal 1.0 V . See Table 3 for actual recommended core voltage. Voltage to the processor interface I/Os are provided through separate sets of supply pins and must be provided at the voltages shown in Table 3. The input voltage threshold scales with respect to the associated I/O supply voltage. $\mathrm{CV}_{\mathrm{DD}}, \mathrm{BV}_{\mathrm{DD}}, \mathrm{OV}_{\mathrm{DD}}$ and $\mathrm{LV}_{\mathrm{DD}}$ based receivers are simple CMOS I/O circuits and satisfy appropriate LVCMOS type specifications. The DDR SDRAM interface uses differential receivers referenced by the externally supplied $\mathrm{MV}_{\mathrm{REF}} n$ signal (nominally set to $\mathrm{GV}_{\mathrm{DD}} / 2$ ) as is appropriate for the SSTL_1.5/SSTL_1.8 electrical signaling standard. The DDR DQS receivers cannot be operated in single-ended fashion. The complement signal must be properly driven and cannot be grounded.

## Electrical Characteristics

### 2.1.3 Output Driver Characteristics

Table 4 provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

Table 4. Output Drive Capability

| Driver Type | Output Impedance ( $\Omega$ ) | Supply Voltage | Notes |
| :---: | :---: | :---: | :---: |
| Local bus interface utilities signals | 45 | $\begin{aligned} & \hline \mathrm{BV}_{\mathrm{DD}}=3.3 \mathrm{~V} \\ & \mathrm{BV}_{\mathrm{DD}}=2.5 \mathrm{~V} \\ & B V_{\mathrm{DD}}=1.8 \mathrm{~V} \end{aligned}$ | - |
| DDR2 signal | 18 35 (half-strength mode) | $\mathrm{GV}_{\mathrm{DD}}=1.8 \mathrm{~V}$ | 1 |
| DDR3 signal | 17 40 (half-strength mode) | $\mathrm{GV}_{\mathrm{DD}}=1.5 \mathrm{~V}$ | 1 |
| dTSEC/10/100 signals | 45 | $\begin{aligned} & \mathrm{LV}_{\mathrm{DD}}=3.3 \mathrm{~V} \\ & \mathrm{LV} \\ & \mathrm{LD}=2.5 \mathrm{~V} \\ & \mathrm{LV}_{\mathrm{DD}}=1.8 \mathrm{~V} \end{aligned}$ | - |
| DUART, JTAG, System Control | 45 | $\mathrm{OV}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | - |
| $\mathrm{I}^{2} \mathrm{C}$ | 45 | $\mathrm{OV}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | - |
| eSPI | 45 | $\begin{aligned} & \mathrm{CV}_{\mathrm{DD}}=3.3 \mathrm{~V} \\ & \mathrm{CV}_{\mathrm{DD}}=2.5 \mathrm{~V} \\ & \mathrm{CV}_{\mathrm{DD}}=1.8 \mathrm{~V} \end{aligned}$ | - |

## Note:

1. The drive strength of the DDR2 or DDR3 interface in half-strength mode is at $T_{j}=105^{\circ} \mathrm{C}$ and at $\mathrm{GV}_{\mathrm{DD}}$ (min).

### 2.2 Power Sequencing

The P4080 requires its power rails to be applied in a specific sequence in order to ensure proper device operation. The requirements are as follows for power up:

1. Bring up $\mathrm{OV}_{\mathrm{DD}}, \mathrm{LV}_{\mathrm{DD}}, \mathrm{BV}_{\mathrm{DD}}, \mathrm{CV}_{\mathrm{DD}}$. Drive $\mathrm{POV}_{\mathrm{DD}}=\mathrm{GND}$.

- $\overline{\text { PORESET }}$ input must be driven asserted and held during this step.
- IO_VSEL inputs must be driven during this step and held stable during normal operation.

2. Bring up $\mathrm{V}_{\mathrm{DD}}$ PL $, \mathrm{V}_{\mathrm{DD} \_\mathrm{CA}}, \mathrm{V}_{\mathrm{DD}} \mathrm{CB}, \mathrm{SV}_{\mathrm{DD}}, \mathrm{AV}_{\mathrm{DD}}$ (cores, platform, DDR, SerDes).
3. Bring up $\mathrm{GV}_{\mathrm{DD}}, \mathrm{XV}_{\mathrm{DD}}$ -
4. Deassert PORESET input as long as the required assertion/hold time has been met per Table 14.
5. For secure boot fuse programming: After deassertion of $\overline{\text { PORESET, drive } \mathrm{POV}_{\mathrm{DD}}=1.5 \mathrm{~V} \text { after a required minimum }}$ delay per Table 5. After fuse programming is completed, it is required to return $\mathrm{POV}_{\mathrm{DD}}=\mathrm{GND}$ before the system is power cycled (PORESET assertion) or powered down ( $\mathrm{V}_{\mathrm{DD}}$ _PL ramp down) per the required timing specified in Table 5. See Section 5, "Security Fuse Processor," for additional details.

## WARNING

Only two secure boot fuse programming events are permitted per lifetime of a device.
No activity other than that required for secure boot fuse programming is permitted while $\mathrm{POV}_{\mathrm{DD}}$ is driven to any voltage above GND, including the reading of the fuse block. The reading of the fuse block may only occur while $\mathrm{POV}_{\mathrm{DD}}=G \mathrm{GND}$.

## WARNING

While VDD is ramping, current may be supplied from VDD through the P4080 to GVDD. Nevertheless, GVDD from an external supply should follow the sequencing described in this section.
Figure 8 provides the $\mathrm{POV}_{\text {DD }}$ timing diagram.


NOTE: POVDD must be stable at 1.5 V prior to initiating fuse programming.
Figure 8. POV $_{\text {DD }}$ Timing Diagram
Table 5 provides information on the power-down and power-up sequence parameters for $\operatorname{POV} V_{D D}$.
Table 5. POV ${ }_{\text {DD }}$ Timing ${ }^{5}$

| Driver Type | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: |
| tPOVDD_DELAY | 100 | - | SYSCLKs | 1 |
| t $_{\text {POVDD_PROG }}$ | 0 | - | $\mu \mathrm{s}$ | 2 |
| PPOVDD_VDD $\quad 1$ | - | $\mu \mathrm{s}$ | 3 |  |
| t POVDD_RST | 0 | - | $\mu \mathrm{s}$ | 4 |

## Note:

1. Delay required from the deassertion of $\overline{\text { PORESET to driving } P O V_{D D} \text { ramp up. Delay measured from } \overline{\text { PORESET }} \text { deassertion }, ~}$ at $90 \% \mathrm{OV}_{D D}$ to $10 \% \mathrm{POV}_{D D}$ ramp up.
2. Delay required from fuse programming finished to $P O V_{D D}$ ramp down start. Fuse programming must complete while $P O V_{D D}$ is stable at 1.5 V . No activity other than that required for secure boot fuse programming is permitted while $\mathrm{POV}_{\mathrm{DD}}$ driven to any voltage above GND, including the reading of the fuse block. The reading of the fuse block may only occur while $P O V_{D D}=G N D$. After fuse programming is completed, it is required to return $\mathrm{POV}_{\mathrm{DD}}=\mathrm{GND}$.
3. Delay required from $P O V_{D D}$ ramp down complete to $V_{D D \_P L}$ ramp down start. $P O V_{D D}$ must be grounded to minimum $10 \%$ $\mathrm{POV}_{\mathrm{DD}}$ before $\mathrm{V}_{\mathrm{DD} \_\mathrm{PL}}$ is at $90 \% \mathrm{~V}_{\mathrm{DD}}$.
4. Delay required from $P O V_{D D}$ ramp down complete to PORESET assertion. $P_{D O V}$ must be grounded to minimum $10 \% P_{D D}$ before PORESET assertion reaches $90 \% \mathrm{OV}_{\mathrm{DD}}$.
5. Only two secure boot fuse programming events are permitted per lifetime of a device.

All supplies must be at their stable values within 75 ms .
Items on the same line have no ordering requirement with respect to one another. Items on separate lines must be ordered sequentially such that voltage rails on a previous step must reach $90 \%$ of their value before the voltage rails on the current step reach $10 \%$ of theirs.

## WARNING

Incorrect voltage select settings can lead to irreversible device damage. See Section 3.2, "Supply Power Setting."

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## NOTE

From a system standpoint, if any of the I/O power supplies ramp prior to the $\mathrm{V}_{\mathrm{DD}} \mathrm{PL}$, $\mathrm{V}_{\mathrm{DD}}$ CA, or $\mathrm{V}_{\mathrm{DD}}$ CB supplies, the I/Os associated with that I/O supply may drive a logic one or zero during power-up, and extra current may be drawn by the device.

### 2.3 Power Down Requirements

The power-down cycle must complete such that power supply values are below 0.4 V before a new power-up cycle can be started.
If performing secure boot fuse programming per Section 2.2, "Power Sequencing," it is required that POV ${ }_{\mathrm{DD}}=\mathrm{GND}$ before the system is power cycled ( $\overline{\text { PORESET }}$ assertion) or powered down ( $\mathrm{V}_{\mathrm{DD}}$ _PL ramp down) per the required timing specified in Table 5.

### 2.4 Power Characteristics

Table 6 shows the power dissipations of the $V_{D D}$ CA,$V_{D D}$ _CB, $S V_{D D}$, and $V_{D D}$ _PL supply for various operating platform clock frequencies versus the core and DDR clock frequencies.

Table 6. P4080 Power Dissipation

| Power Mode | Core Freq (MHz) | Plat <br> Freq <br> (MHz) | DDR <br> Data <br> Rate <br> (MHz) | PME/FM <br> Freq <br> (MHz) | $V_{D D \_C A,}$ <br> $V_{D D \_C B}$ <br> $\mathrm{V}_{\mathrm{DD}} \mathrm{PL}$, $\mathrm{SV}_{\mathrm{DD}}$ <br> (V) | Junction Temperature ( ${ }^{\circ} \mathrm{C}$ ) | Core and Platform Power ${ }^{1}$ (W) | $\mathrm{V}_{\mathrm{DD} \text { _PL }}$ Power ${ }^{6}$ (W) | $V_{D D}$ CA Power ${ }^{6}$ (W) | $\mathrm{V}_{\mathrm{DD}} \mathrm{CB}$ Power ${ }^{6}$ (W) | $\underset{\text { Power }^{6}}{\mathrm{SV}_{\mathrm{DD}}}$ (W) | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Typical | 1200 | 600 | 1200 | 450 | 1.0 | 65 | 14 | - | - | - | - | 2, 3 |
| Thermal |  |  |  |  |  | 105 | 20.4 | - | - | - | - | 5 |
| Maximum |  |  |  |  |  |  | 22 | 12.5 | 5.7 | 5.7 | 1.7 | 4 |
| Typical | 1333 | 667 | 1333 | 533 | 1.0 | 65 | 15 | - | - | - | - | 2, 3 |
| Thermal |  |  |  |  |  | 105 | 26.3 | - | - | - | - | 5 |
| Maximum |  |  |  |  |  |  | 28 | 15.4 | 7.4 | 7.4 | 1.7 | 4 |
| Typical | 1500 | 800 | 1300 | 600 | 1.0 | 65 | 16 | - | - | - | - | 2, 3 |
| Thermal |  |  |  |  |  | 105 | 28 | - | - | - | - | 5 |
| Maximum |  |  |  |  |  |  | 30 | 16.6 | 7.8 | 7.8 | 1.7 | 4 |

Note:

1. Combined power of VDD_PL, VDD_CA, VDD_CB, SVDD at 1.0 V with both DDR controllers and all SerDes banks active. Does not include I/O power.
2. Multicore activity factor of 0.7 relative to Dhrystone and 0.4 platform activity factor.
3. Typical power based on nominal processed device.
4. Maximum power with Dhrystone executing at $100 \%$ on all eight cores and executing DMA on the platform.
5. Thermal power assumes multicore activity factor of 0.7 relative to Dhrystone and executing DMA on the platform.
6. Maximum power provided for power supply design sizing.

Table 7 shows the estimated power dissipation on the $\mathrm{AV}_{\mathrm{DD}}$ and $\mathrm{AV}_{\text {DD_SRDS }}$ supplies for the P4080 PLLs, at allowable voltage levels.

Table 7. P4080 AV DD Power Dissipation

| $\mathrm{AV}_{\text {DD }} \mathrm{S}$ | Typical | Maximum | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: |
| AV ${ }_{\text {DD_DDR1 }}$ | 5 | 15 | mW | 1 |
| $\mathrm{AV}_{\text {DD_CC1 }}$ | 5 | 15 | mW |  |
| $\mathrm{AV}_{\text {DD_CC2 }}$ | 5 | 15 | mW |  |
| $\mathrm{AV}_{\text {DD_CC3 }}$ | 5 | 15 | mW |  |
| $\mathrm{AV}_{\text {DD_CC4 }}$ | 5 | 15 | mW |  |
| AV ${ }_{\text {DD_PLAT }}$ | 5 | 15 | mW |  |
| $\mathrm{AV}_{\text {DD_SRDS1 }}$ | - | 36 | mW | 2 |
| AV ${ }_{\text {DD_SRDS2 }}$ | - | 36 | mW |  |
| AV ${ }_{\text {DD_SRDS3 }}$ | - | 36 | mW |  |

## Note:

1. $\mathrm{V}_{\mathrm{DD} \_\mathrm{PL}}, \mathrm{V}_{\mathrm{DD}, \mathrm{CA}}, \mathrm{V}_{\mathrm{DD} \_\mathrm{CB}}=1.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=80^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{J}}=105^{\circ} \mathrm{C}$
2. $\mathrm{SV}_{\mathrm{DD}}=1.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=80^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{J}}=105^{\circ} \mathrm{C}$

Table 8 shows the estimated power dissipation on the $\mathrm{POV}_{\mathrm{DD}}$ supply for the P 4080 , at allowable voltage levels.
Table 8. P4080 POV ${ }_{\text {DD }}$ Power Dissipation

| Supply | Maximum | Unit | Notes |
| :---: | :---: | :---: | :---: |
| POV $_{\text {DD }}$ | 450 | mW | 1 |

## Note:

1. To ensure device reliability, fuse programming must be performed within the recommended fuse programming temperature range per Table 3.

### 2.5 Thermal

Table 9 shows the thermal characteristics for the P4080.
Table 9. Package Thermal Characteristics ${ }^{6}$

| Rating | Board | Symbol | Value | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Junction to ambient, natural convection | Single-layer board (1s) | $R_{\Theta J A}$ | 13 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1,2 |
| Junction to ambient, natural convection | Four-layer board (2s2p) | $\mathrm{R}_{\Theta J A}$ | 10 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1,3 |
| Junction to ambient (at 200 ft./min.) | Single-layer board (1s) | $\mathrm{R}_{\Theta J M A}$ | 9 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1,2 |
| Junction to ambient (at 200 ft./min.) | Four-layer board (2s2p) | $\mathrm{R}_{\Theta J M A}$ | 7 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1,2 |

Table 9. Package Thermal Characteristics (continued) ${ }^{\mathbf{6}}$

| Rating | Board | Symbol | Value | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Junction to board | - | $R_{\text {©JB }}$ | 3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 3 |
| Junction to case top | - | $R_{\text {©JCtop }}$ | 0.37 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 4 |
| Junction to lid top | - | $\mathrm{R}_{\text {©JClid }}$ | 0.15 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 5 |

## Note:

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per JEDEC JESD51-3 and JESD51-6 with the board (JESD51-9) horizontal.
3. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
4. Junction-to-case-top at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.
5. Junction-to-lid-top thermal resistance determined using the using MIL-STD 883 Method 1012.1. However, instead of the cold plate, the lid top temperature is used here for the reference case temperature. Reported value does not include the thermal resistance of the interface layer between the package and cold plate.
6. Refer to Section 3.8, "Thermal Management Information," for additional details.

### 2.6 Input Clocks

### 2.6.1 System Clock (SYSCLK) Timing Specifications

This section provides the system clock DC and AC timing specifications.

### 2.6.1.1 System Clock DC Timing Specifications

Table 10 provides the system clock (SYSCLK) DC specifications.
Table 10. SYSCLK DC Electrical Characteristics
At recommended operating conditions with $\mathrm{OV}_{\mathrm{DD}}=3.3 \mathrm{~V}$, see Table 3 .

| Parameter | Symbol | Min | Typical | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | - | - | V | 1 |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | - | 0.8 | V | 1 |
| Input capacitance | $\mathrm{C}_{\mathrm{IN}}$ | - | - | 15 | pf | - |
| Input current $\left(\mathrm{OV}_{\mathrm{IN}}=0 \mathrm{~V}\right.$ or $\mathrm{OV}_{\mathrm{IN}}=$ <br> $\mathrm{OV}_{\mathrm{DD})}$ | $\mathrm{I}_{\mathrm{IN}}$ | - | - | $\pm 50$ | $\mu \mathrm{~A}$ | 2 |

## Note:

1. The $\min V_{I L}$ and $\max \mathrm{V}_{\mathrm{IH}}$ values are based on the respective min and max $O V_{I N}$ values found in Table 3.
2. The symbol $O V_{I N}$, in this case, represents the $O V_{I N}$ symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

### 2.6.1.2 System Clock AC Timing Specifications

Table 11 provides the system clock (SYSCLK) AC timing specifications.

## Table 11. SYSCLK AC Timing Specifications

At recommended operating conditions with $\mathrm{OV}_{\mathrm{DD}}=3.3 \mathrm{~V}$, see Table 3 .

| Parameter/Condition | Symbol | Min | Typ | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| SYSCLK frequency | $\mathrm{f}_{\text {SYSCLK }}$ | 83.3 | - | 133.3 | MHz | 1,2 |
| SYSCLK cycle time | $\mathrm{t}_{\text {SYSCLK }}$ | 7.5 | - | 12 | ns | 1,2 |
| SYSCLK duty cycle | $\mathrm{t}_{\text {KHK }} / \mathrm{t}_{\text {SYSCLK }}$ | 40 | - | 60 | $\%$ | 2 |
| SYSCLK slew rate | - | 1 | - | 4 | $\mathrm{~V} / \mathrm{ns}$ | 3 |
| SYSCLK peak period jitter | - | - | - | 150 | ps | - |
| SYSCLK jitter phase noise at -56 dBc | - | - | - | 500 | KHz | 4 |
| AC Input Swing Limits at 3.3 V OV |  | - | - | V | - |  |

## Notes:

1. Caution: The relevant clock ratio settings must be chosen such that the resulting SYSCLK frequency, do not exceed their respective maximum or minimum operating frequencies.
2. Measured at the rising edge and/or the falling edge at $\mathrm{OV}_{\mathrm{DD}} / 2$.
3. Slew rate as measured from $\pm 0.3 \Delta \mathbf{V}_{\mathbf{A C}}$ at center of peak to peak voltage at clock input.
4. Phase noise is calculated as FFT of TIE jitter.

### 2.6.2 Spread Spectrum Sources

Spread spectrum clock sources are an increasingly popular way to control electromagnetic interference emissions (EMI) by spreading the emitted noise to a wider spectrum and reducing the peak noise magnitude in order to meet industry and government requirements. These clock sources intentionally add long-term jitter to diffuse the EMI spectral content. The jitter specification given in Table 12 considers short-term (cycle-to-cycle) jitter only. The clock generator’s cycle-to-cycle output jitter should meet the P4080 input cycle-to-cycle jitter requirement. Frequency modulation and spread are separate concerns; the P4080 is compatible with spread spectrum sources if the recommendations listed in Table 12 are observed.

Table 12. Spread Spectrum Clock Source Recommendations
At recommended operating conditions with OVDD $=3.3 \mathrm{~V}$, see Table 3.

| Parameter | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: |
| Frequency modulation | - | 60 | kHz | - |
| Frequency spread | - | 1.0 | $\%$ | 1,2 |

## Notes:

1. SYSCLK frequencies that result from frequency spreading and the resulting core frequency must meet the minimum and maximum specifications given in Table 11.
2. Maximum spread spectrum frequency may not result in exceeding any maximum operating frequency of the device.

## CAUTION

The processor's minimum and maximum SYSCLK and core/platform/DDR frequencies must not be exceeded regardless of the type of clock source. Therefore, systems in which the processor is operated at its maximum rated core/platform/DDR frequency should avoid violating the stated limits by using down-spreading only.

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Electrical Characteristics

### 2.6.3 Real Time Clock Timing

The real time clock timing (RTC) input is sampled by the platform clock. The output of the sampling latch is then used as an input to the counters of the PIC and the time base unit of the e500-mc; there is no need for jitter specification. The minimum period of the RTC signal should be greater than or equal to $16 \times$ the period of the platform clock with a $50 \%$ duty cycle. There is no minimum RTC frequency; RTC may be grounded if not needed.

### 2.6.4 dTSEC Gigabit Reference Clock Timing

Table 13 provides the dTSEC gigabit reference clocks AC timing specifications.
Table 13. EC_GTX_CLK125 AC Timing Specifications

| Parameter/Condition | Symbol | Min | Typical | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EC_GTX_CLK125 frequency | $\mathrm{t}_{\mathrm{G} 125}$ | - | 125 | - | MHz | - |
| EC_GTX_CLK125 cycle time | $\mathrm{t}_{\mathrm{G125}}$ | - | 8 | - | ns | - |
| EC_GTX_CLK125 rise and fall time $\mathrm{LV}_{\mathrm{DD}}=2.5 \mathrm{~V}$ | $\mathrm{t}_{\mathrm{G125R}} / \mathrm{t}_{\mathrm{G125F}}$ | - | - | 0.75 | ns | 1 |
| EC_GTX_CLK125 duty cycle 1000Base-T for RGMII | $\mathrm{t}_{\mathrm{G} 125 \mathrm{H}} / \mathrm{t}_{\mathrm{G} 125}$ | 47 | - | 53 | \% | 2 |
| EC_GTX_CLK125 jitter | - | - | - | $\pm 150$ | ps | 2 |

## Notes:

1. Rise and fall times for EC_GTX_CLK125 are measured from 0.5 and 2.0 V for $\mathrm{LV}_{\mathrm{DD}}=2.5 \mathrm{~V}$.
2. EC_GTX_CLK125 is used to generate the GTX clock for the dTSEC transmitter with $2 \%$ degradation. EC_GTX_CLK125 duty cycle can be loosened from $47 \% / 53 \%$ as long as the PHY device can tolerate the duty cycle generated by the dTSEC GTX_CLK. See Section 2.12.2.2, "RGMII AC Timing Specifications," for duty cycle for 10Base-T and 100Base-T reference clock.

### 2.6.5 Other Input Clocks

A description of the overall clocking of this device is available in the $P 4080$ QorIQ Integrated Multicore Communication Processor Family Reference Manual in the form of a clock subsystem block diagram. For information about the input clock requirements of functional blocks sourced external of the device, such as SerDes, Ethernet Management, eSDHC, Local Bus, see the specific interface section.

### 2.7 RESET Initialization

This section describes the AC electrical specifications for the RESET initialization timing requirements. Table 14 describes the AC electrical specifications for the RESET initialization timing.

Table 14. RESET Initialization Timing Specifications

| Parameter/Condition | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: |
| Required assertion time of PORESET | 1 | - | ms | 3 |
| Required input assertion time of $\overline{\text { HRESET }}$ | 32 | - | SYSCLKs | 1,2 |

Table 14. RESET Initialization Timing Specifications (continued)

| Parameter/Condition | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: |
| Input setup time for POR configs with respect to negation of PORESET | 4 | - | SYSCLKs | 1 |
| Input hold time for all POR configs with respect to negation of PORESET | 2 | - | SYSCLKs | 1 |
| Maximum valid-to-high impedance time for actively driven POR configs <br> with respect to negation of PORESET | - | 5 | SYSCLKs | 1 |

## Notes:

1. SYSCLK is the primary clock input for the P4080.
2. The device will assert $\overline{\text { RRESET }}$ as an output when PORESET is asserted to initiate the power-on reset process. The device releases HRESET sometime after PORESET is deasserted. The exact sequencing of HRESET deassertion is documented in Section 4.4.1 "Power-On Reset Sequence," of the P4080 QorIQ Integrated Multicore Communication Processor Family Reference Manual.
3. $\overline{\text { PORESET }}$ must be driven asserted before the core and platform power supplies are powered up.

Table 15 provides the PLL lock times.
Table 15. PLL Lock Times

| Parameter/Condition | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: |
| PLL lock times | - | 100 | $\mu s$ | - |

### 2.8 Power-on Ramp Rate

This section describes the AC electrical specifications for the power-on ramp rate requirements. Controlling the maximum power-on ramp rate is required to avoid falsely triggering the ESD circuitry. Table 16 provides the power supply ramp rate specifications.

Table 16. Power Supply Ramp Rate

| Parameter | Min | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: |
| Required ramp rate for all voltage supplies (including $\mathrm{OV}_{\mathrm{DD}} / \mathrm{CV}_{\mathrm{DD}} /$ <br> $\mathrm{GV}_{\mathrm{DD}} / \mathrm{BV}_{\mathrm{DD}} / \mathrm{SV}_{\mathrm{DD}} / \mathrm{XV}_{\mathrm{DD}} / \mathrm{LV} \mathrm{V}_{\mathrm{DD}}$, all core and platform $\mathrm{V}_{\mathrm{DD}}$ supplies, <br> $\mathrm{MV}_{\mathrm{REF}}$ and all $\mathrm{AV}_{\mathrm{DD}}$ supplies.) | - | 36000 | $\mathrm{~V} / \mathrm{s}$ | 1,2 |

## Note:

1. Ramp rate is specified as a linear ramp from 10 to $90 \%$. If non-linear (e.g. exponential), the maximum rate of change from 200 to 500 mV is the most critical as this range might falsely trigger the ESD circuitry.
2. Over full recommended operating temperature range (see Table 3).

### 2.9 DDR2 and DDR3 SDRAM Controller

This section describes the DC and AC electrical specifications for the DDR2 and DDR3 SDRAM controller interface. Note that the required $\mathrm{GV}_{\mathrm{DD}}(\mathrm{typ})$ voltage is 1.8 V or 1.5 V when interfacing to DDR2 or DDR3 SDRAM respectively.

## Electrical Characteristics

### 2.9.1 DDR2 and DDR3 SDRAM Interface DC Electrical Characteristics

Table 17 provides the recommended operating conditions for the DDR SDRAM controller when interfacing to DDR2 SDRAM.
Table 17. DDR2 SDRAM Interface DC Electrical Characteristics
At recommended operating condition with $\mathrm{GV}_{\mathrm{DD}}=1.8 \mathrm{~V}^{1}$, see Table 3

| Parameter/Condition | Symbol | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| I/O reference voltage | MVREFn | $0.49 \times \mathrm{GVDD}$ | $0.51 \times \mathrm{GVDD}$ | V | $2,3,4$ |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | MVREFn +0.125 | - | V | 5 |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | MVREFn -0.125 | V | 5 |
| $\mathrm{I} / \mathrm{O}$ leakage current | $\mathrm{I}_{\mathrm{OZ}}$ | -50 | 50 | $\mu \mathrm{~A}$ | 6 |
| Output high current $\left(\mathrm{V}_{\text {OUT }}=1.420 \mathrm{~V}\right)$ | $\mathrm{I}_{\mathrm{OH}}$ | - | -13.4 | mA | 7,8 |
| Output low current $\left(\mathrm{V}_{\text {OUT }}=0.280 \mathrm{~V}\right)$ | $\mathrm{I}_{\mathrm{OL}}$ | 13.4 | - | mA | 7,8 |

Notes:

1. $\mathrm{GV}_{\mathrm{DD}}$ is expected to be within 50 mV of the DRAM's voltage supply at all times. The DRAM's and memory controller's voltage supply may or may not be from the same source.
2. MVREF $n$ is expected to be equal to $0.5 \times G V_{D D}$ and to track $G V_{D D} D C$ variations as measured at the receiver. Peak-to-peak noise on MVREF $n$ may not exceed the MVREFn DC level by more than $\pm 2 \%$ of the DC value (that is, $\pm 36 \mathrm{mV}$ ).
3. $\mathrm{V}_{\mathrm{TT}}$ is not applied directly to the device. It is the supply to which far end signal termination is made, and it is expected to be equal to MVREFn with a min value of MVREF $n-0.04$ and a max value of MVREF $n+0.04$. This rail should track variations in the DC level of MVREFn.
4. The voltage regulator for MVREF $n$ must meet the specifications stated in Table 20.
5. Input capacitance load for DQ, DQS, and $\overline{\text { DQS }}$ are available in the IBIS models.
6. Output leakage is measured with all outputs disabled, $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{GV}_{\mathrm{DD}}$.
7. See the IBIS model for the complete output IV curve characteristics.
8. IOH and IOL are measured at GVDD $=1.7 \mathrm{~V}$

Table 18 provides the recommended operating conditions for the DDR SDRAM controller when interfacing to DDR3 SDRAM.
Table 18. DDR3 SDRAM Interface DC Electrical Characteristics
At recommended operating condition with $\mathrm{GV}_{\mathrm{DD}}=1.5 \mathrm{~V}^{1}$, see Table 3

| Parameter/Condition | Symbol | Min | Max | Unit | Note |
| :--- | :---: | :---: | :---: | :---: | :---: |
| I/O reference voltage | MVREFn | $0.49 \times \mathrm{GV}_{\mathrm{DD}}$ | $0.51 \times \mathrm{GV}_{\mathrm{DD}}$ | V | $2,3,4$ |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{MVREF} n+0.100$ | $\mathrm{GV}_{\mathrm{DD}}$ | V | 5 |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | GND | MVREFn -0.100 | V | 5 |

Table 18. DDR3 SDRAM Interface DC Electrical Characteristics (continued)
At recommended operating condition with $\mathrm{GV}_{\mathrm{DD}}=1.5 \mathrm{~V}^{1}$, see Table 3

| Parameter/Condition | Symbol | Min | Max | Unit | Note |
| :--- | :---: | :---: | :---: | :---: | :---: |
| I/O leakage current | $\mathrm{I}_{\mathrm{OZ}}$ | -50 | 50 | $\mu \mathrm{~A}$ | 6 |
| Output high current $\left(\mathrm{V}_{\text {OUT }}=1.075 \mathrm{~V}\right)$ | $\mathrm{I}_{\text {OH }}$ | - | -14.0 | mA | 7,8 |
| Output low current $\left(\mathrm{V}_{\text {OUT }}=0.350 \mathrm{~V}\right)$ | $\mathrm{I}_{\mathrm{OL}}$ | 14.0 | - | mA | 7,8 |

## Notes:

1. $\mathrm{GV}_{\mathrm{DD}}$ is expected to be within 50 mV of the DRAM's voltage supply at all times. The DRAM's and memory controller's voltage supply may or may not be from the same source.
2. MVREF $n$ is expected to be equal to $0.5 \times \mathrm{GV}_{\mathrm{DD}}$ and to track $\mathrm{GV}_{\mathrm{DD}} \mathrm{DC}$ variations as measured at the receiver. Peak-to-peak noise on MVREFn may not exceed the MVREFn DC level by more than $\pm 1 \%$ of the DC value (that is, $\pm 15 \mathrm{mV}$ ).
3. $\mathrm{V}_{\mathrm{TT}}$ is not applied directly to the device. It is the supply to which far end signal termination is made, and it is expected to be equal to MVREF $n$ with a min value of MVREF $n-0.04$ and a max value of MVREF $n+0.04$. This rail should track variations in the DC level of MVREFn.
4. The voltage regulator for MVREFn must meet the specifications stated in Table 20.
5. Input capacitance load for DQ, DQS, and $\overline{\text { DQS }}$ are available in the IBIS models.
6. Output leakage is measured with all outputs disabled, $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{GV}_{\mathrm{DD}}$.
7. See the IBIS model for the complete output IV curve characteristics.
8. IOH and IOL are measured at GVDD $=1.425 \mathrm{~V}$

Table 19 provides the DDR controller interface capacitance for DDR2 and DDR3.
Table 19. DDR2 and DDR3 SDRAM Capacitance
At recommended operating conditions with $\mathrm{GV}_{\mathrm{DD}}$ of 1.8 V for DDR2 or 1.5 V for DDR3, see Table 3.

| Parameter/Condition | Symbol | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input/output capacitance: DQ, DQS, $\overline{\mathrm{DQS}}$ | $\mathrm{C}_{I O}$ | 6 | 8 | pF | 1,2 |
| Delta input/output capacitance: DQ, DQS, $\overline{\mathrm{DQS}}$ | $\mathrm{C}_{\mathrm{DIO}}$ | - | 0.5 | pF | 1,2 |

## Note:

1. This parameter is sampled. GVDD $=1.8 \mathrm{~V} \pm 0.1 \mathrm{~V}$ (for DDR2), $\mathrm{f}=1 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{OUT}}=\mathrm{GVDD} / 2, \mathrm{~V}_{\text {OUT }}$ (peak-to-peak) $=0.2 \mathrm{~V}$.
2. This parameter is sampled. GVDD $=1.5 \mathrm{~V} \pm 0.075 \mathrm{~V}$ (for DDR3), $\mathrm{f}=1 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {OUT }}=\mathrm{GVDD} / 2, \mathrm{~V}_{\text {OUT }}$ $($ peak-to-peak $)=0.150 \mathrm{~V}$.

Table 20 provides the current draw characteristics for MVREFn.

## Table 20. Current Draw Characteristics for MVREFn

For recommended operating conditions, see Table 3.

| Parameter/Condition | Symbol | Min | Max | Unit | Note |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Current draw for DDR2 SDRAM for MVREFn | MVREFn | - | 1500 | $\mu \mathrm{~A}$ | - |
| Current draw for DDR3 SDRAM for MVREFn | MVREFn | - | 1250 | $\mu \mathrm{~A}$ | - |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Electrical Characteristics

### 2.9.2 DDR2 and DDR3 SDRAM Interface AC Timing Specifications

This section provides the AC timing specifications for the DDR SDRAM controller interface. The DDR controller supports both DDR2 and DDR3 memories. Note that the required $\mathrm{GV}_{\mathrm{DD}}(\mathrm{typ})$ voltage is 1.8 V or 1.5 V when interfacing to DDR 2 or DDR3 SDRAM respectively.

### 2.9.2.1 DDR2 and DDR3 SDRAM Interface Input AC Timing Specifications

Table 21 provides the input AC timing specifications for the DDR controller when interfacing to DDR2 SDRAM.
Table 21. DDR2 SDRAM Interface Input AC Timing Specifications
At recommended operating conditions with GVDD of 1.8 V , see Table 3

| Parameter | Symbol | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| AC input low voltage | $\mathrm{V}_{\text {ILAC }}$ | - | MVREF $n-0.20$ | V | - |
| AC input high voltage | $\mathrm{V}_{\text {IHAC }}$ | MVREF $n+0.20$ | - | V | - |

Table 22 provides the input AC timing specifications for the DDR controller when interfacing to DDR3 SDRAM.
Table 22. DDR3 SDRAM Interface Input AC Timing Specifications
At recommended operating conditions with GVDD of 1.5 V , see Table 3

| Parameter |  | Symbol | Min | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC input low voltage | > 1200 MHz data rate | $\mathrm{V}_{\text {ILAC }}$ | - | MVREFn-0.150 | V | - |
|  | $\leq 1200 \mathrm{MHz}$ data rate |  | - | MVREFn-0.175 |  |  |
| AC input high voltage | > 1200 MHz data rate | $\mathrm{V}_{\text {IHAC }}$ | MVREF $n+0.150$ | - | V | - |
|  | $\leq 1200 \mathrm{MHz}$ data rate |  | MVREFn+0.175 | - |  |  |

Table 23 provides the input AC timing specifications for the DDR controller when interfacing to DDR2 and DDR3 SDRAM.
Table 23. DDR2 and DDR3 SDRAM Interface Input AC Timing Specifications
At recommended operating conditions with GVDD of 1.8 V for DDR2 or 1.5 V for DDR3, see Table 3.
Synchronous mode not supported for data rates above 800 MHz , data rate frequencies above 800 MHz must run in asynchronous mode.

| Parameter | Symbol | Min | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Controller Skew for MDQS—MDQ/MECC | $\mathrm{t}_{\text {CISKEW }}$ | - | - | ps | 1,5 |
| 1333 MHz data rate |  | -125 | 125 |  | 1, 2, 5 |
| 1200 MHz data rate |  | -142 | 142 |  | 1,2,5 |
| 1066 MHz data rate |  | -170 | 170 |  | 1, 2, 5 |
| 800 MHz data rate |  | -200 | 200 |  | 1,5 |
| 667 MHz data rate |  | -240 | 240 |  | 1, 4, 5 |

Table 23. DDR2 and DDR3 SDRAM Interface Input AC Timing Specifications (continued)
At recommended operating conditions with GVDD of 1.8 V for DDR2 or 1.5 V for DDR3, see Table 3.
Synchronous mode not supported for data rates above 800 MHz , data rate frequencies above 800 MHz must run in asynchronous mode.

| Parameter | Symbol | Min | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Tolerated Skew for MDQS-MDQ/MECC | ${ }^{\text {DISKEW }}$ | - | - | ps | 3 |
| 1333 MHz data rate |  | -250 | 250 |  | 3, 2 |
| 1200 MHz data rate |  | -275 | 275 |  | 3, 2 |
| 1066 MHz data rate |  | -300 | 300 |  | 3, 2 |
| 800 MHz data rate |  | -425 | 425 |  | 3 |
| 667 MHz data rate |  | -510 | 510 |  | 3, 4 |

## Note:

1. $\mathrm{t}_{\text {CISKEW }}$ represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that will be captured with MDQS[n]. This should be subtracted from the total timing budget.
2. DDR3 only.
3. The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called $t_{\text {DISKEW. }}$.This can be determined by the following equation: $\mathrm{t}_{\text {DISKEW }}= \pm\left(\mathrm{T} \div 4-\mathrm{abs}\left(\mathrm{t}_{\text {CISKEW }}\right)\right)$ where T is the clock period and $\mathrm{abs}\left(\mathrm{t}_{\text {CISKEW }}\right)$ is the absolute value of $\mathrm{t}_{\text {CISKEW }}$.
4. DDR2 only.
5. $\mathrm{t}_{\text {CISKEW }}$ test coverage is derived from tested $\mathrm{t}_{\text {DISKEW }}$ parameter.

Figure 9 shows the DDR2 and DDR3 SDRAM interface input timing diagram.


Figure 9. DDR2 and DDR3 SDRAM Interface Input Timing Diagram

## Electrical Characteristics

### 2.9.2.2 DDR2 and DDR3 SDRAM Interface Output AC Timing Specifications

Table 24 contains the output AC timing targets for the DDR2 and DDR3 SDRAM interface.
Table 24. DDR2 and DDR3 SDRAM Interface Output AC Timing Specifications
At recommended operating conditions with GVDD of 1.8 V for DDR2 or 1.5 V for DDR3, see Table 3.
Synchronous mode not supported above 800 MHz ; frequencies above 800 MHz must run in asynchronous mode.

| Parameter | Symbol ${ }^{1}$ | Min | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MCK[ $n$ ] cycle time | $\mathrm{t}_{\text {MCK }}$ | 1.5 | 5 | ns | 2 |
| ADDR/CMD output setup with respect to MCK | $\mathrm{t}_{\text {DDKHAS }}$ |  |  | ns | 3 |
| 1333 MHz data rate |  | 0.606 | - |  | 6 |
| 1200 MHz data rate |  | 0.675 | - |  | 6 |
| 1066 MHz data rate |  | 0.744 | - |  | 6 |
| 800 MHz data rate |  | 0.917 | - |  | - |
| 667 MHz data rate |  | 1.10 | - |  | 7 |
| ADDR/CMD output hold with respect to MCK | $\mathrm{t}_{\text {DDKHAX }}$ |  |  | ns | 3 |
| 1333 MHz data rate |  | 0.606 | - |  | 6 |
| 1200 MHz data rate |  | 0.675 | - |  | 6 |
| 1066 MHz data rate |  | 0.744 | - |  | 6 |
| 800 MHz data rate |  | 0.917 | - |  | - |
| 667 MHz data rate |  | 1.10 | - |  | 7 |
| $\overline{\mathrm{MCS}}[\mathrm{n}]$ output setup with respect to MCK | $t_{\text {DDKHCS }}$ |  |  | ns | 3 |
| 1333 MHz data rate |  | 0.606 | - |  | 6 |
| 1200 MHz data rate |  | 0.675 | - |  | 6 |
| 1066 MHz data rate |  | 0.744 | - |  | 6 |
| 800 MHz data rate |  | 0.917 | - |  | - |
| 667 MHz data rate |  | 1.10 | - |  | 7 |
| $\overline{\mathrm{MCS}}[\mathrm{n}]$ output hold with respect to MCK | $t_{\text {DDKHCX }}$ |  |  | ns | 3 |
| 1333 MHz data rate |  | 0.606 | - |  | 6 |
| 1200 MHz data rate |  | 0.675 | - |  | 6 |
| 1066 MHz data rate |  | 0.744 | - |  | 6 |
| 800 MHz data rate |  | 0.917 | - |  | - |
| 667 MHz data rate |  | 1.10 | - |  | 7 |
| MCK to MDQS Skew | $\mathrm{t}_{\text {DDKHMH }}$ |  |  | ns | 4 |
| $\geq 1066 \mathrm{MHz}$ data rate |  | -0.245 | 0.245 |  | 6, 8 |
| 800 MHz data rate |  | -0.375 | 0.375 |  | - |
| 667 MHz data rate |  | -0.6 | 0.6 |  | 7 |

Table 24. DDR2 and DDR3 SDRAM Interface Output AC Timing Specifications (continued)
At recommended operating conditions with GVDD of 1.8 V for DDR2 or 1.5 V for DDR3, see Table 3.
Synchronous mode not supported above 800 MHz ; frequencies above 800 MHz must run in asynchronous mode.

| Parameter | Symbol ${ }^{1}$ | Min | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MDQ/MECC/MDM output setup with respect to MDQS | $t^{t}$ DDKHDS, $t_{\text {DDKLDS }}$ |  |  | ps | 5 |
| 1333 MHz data rate |  | 250 | - |  | 6 |
| 1200 MHz data rate |  | 275 | - |  | 6 |
| 1066 MHz data rate |  | 300 | - |  | 6 |
| 800 MHz data rate |  | 375 | - |  | - |
| 667 MHz data rate |  | 450 | - |  | 7 |
| MDQ/MECC/MDM output hold with respect to MDQS | $t_{\text {DDKHDX }}$ $t_{\text {DDKLDX }}$ |  |  | ps | 5 |
| 1333 MHz data rate |  | 250 | - |  | 6 |
| 1200 MHz data rate |  | 275 | - |  | 6 |
| 1066 MHz data rate |  | 300 | - |  | 6 |
| 800 MHz data rate |  | 375 | - |  | - |
| 667 MHz data rate |  | 450 | - |  | 7 |
| MDQS preamble | $\mathrm{t}_{\text {DDKHMP }}$ | $0.9 \times \mathrm{t}_{\text {MCK }}$ | - | ns | - |
| MDQS postamble | $\mathrm{t}_{\text {DDKHME }}$ | $0.4 \times \mathrm{t}_{\text {MCK }}$ | $0.6 \times \mathrm{t}_{\text {MCK }}$ | ns | - |

## Note:

1. The symbols used for timing specifications follow the pattern of $t_{\text {(first two letters of functional block)(signal)(state) (reference)(state) }}$ for inputs and $t_{\text {(first two letters of functional block)(reference)(state)(signal)(state) }}$ for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock ( KH or KL ) until the output went invalid ( AX or DX ). For example, $t_{\text {DDKHAS }}$ symbolizes DDR timing (DD) for the time $\mathrm{t}_{\mathrm{MCK}}$ memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also, $t_{D D K L D X}$ symbolizes DDR timing (DD) for the time $\mathrm{t}_{\text {MCK }}$ memory clock reference $(\mathrm{K})$ goes low (L) until data outputs (D) are invalid (X) or data output hold time.
2. All MCK/MCK_B and MDQS/MDQS_B referenced measurements are made from the crossing of the two signals.
3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, $\overline{M C S}$, and MDQ/MECC/MDM/MDQS.
4. $\mathrm{t}_{\text {DDKHMH }}$ follows the symbol conventions described in note 1. For example, $\mathrm{t}_{\text {DDKHMH }}$ describes the DDR timing (DD) from the rising edge of the MCK[n] clock (KH) until the MDQS signal is valid (MH). $\mathrm{t}_{\text {DDKHMH }}$ can be modified through control of the MDQS override bits (called WR_DATA_DELAY) in the TIMING_CFG_2 register. This is typically set to the same delay as in DDR_SDRAM_CLK_CNTL[CLK_ADJUST]. The timing parameters listed in the table assume that these two parameters have been set to the same adjustment value. See the P4080 QorIQ Integrated Multicore Communication Processor Family Reference Manual for a description and explanation of the timing modifications enabled by use of these bits.
5. Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the microprocessor.
6. DDR3 only
7. DDR2 only
8. For 1200/1333 frequencies it is required to program the start value of the DQS adjust for write leveling.

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## NOTE

For the ADDR/CMD setup and hold specifications in Table 24, it is assumed that the clock control register is set to adjust the memory clocks by $1 / 2$ applied cycle.
Figure 10 shows the DDR2 and DDR3 SDRAM interface output timing for the MCK to MDQS skew measurement (tDDKHMH).


Figure 10. $\mathrm{t}_{\text {DDKHMH }}$ Timing Diagram
Figure 11 shows the DDR2 and DDR3 SDRAM output timing diagram.


Figure 11. DDR2 and DDR3 Output Timing Diagram

Figure 12 provides the AC test load for the DDR2 and DDR3 Controller bus.


Figure 12. DDR2 and DDR3 Controller Bus AC Test Load

### 2.9.2.3 DDR2 and DDR3 SDRAM Differential Timing Specifications

This section describes the DC and AC differential timing specifications for the DDR2 and DDR3 SDRAM controller interface.


Figure 13. DDR2 and DDR3 SDRAM Differential Timing Specifications
NOTE
VTR specifies the true input signal (such as MCK or MDQS) and VCP is the complementary input signal (such as $\overline{\mathrm{MCK}}$ or $\overline{\mathrm{MDQS}}$ ).
Table 25 provides the DDR2 differential specifications for the differential signals MDQS/MDQS $\overline{\text { and }} \mathrm{MCK} / \overline{\mathrm{MCK}}$.
Table 25. DDR2 SDRAM Differential Electrical Characteristics

| Parameter/Condition | Symbol | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input AC differential cross-point voltage | $\mathrm{V}_{\text {IXAC }}$ | $0.5 \times$ GVDD -0.175 | $0.5 \times$ GVDD +0.175 | V | - |
| Output AC differential cross-point voltage | $\mathrm{V}_{\text {OXAC }}$ | $0.5 \times \mathrm{GVDD}-0.125$ | $0.5 \times \mathrm{GVDD}+0.125$ | V | - |

Note:

1. I/O drivers are calibrated before making measurements.

Table 26 provides the DDR3 differential specifications for the differential signals MDQS/ $\overline{M D Q S}$ and MCK/MCK.
Table 26. DDR3 SDRAM Differential Electrical Characteristics

| Parameter/Condition | Symbol | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input AC Differential Cross-point Voltage | $\mathrm{V}_{\text {IXAC }}$ | $0.5 \times$ GVDD -0.150 | $0.5 \times$ GVDD +0.150 | V | - |
| Output AC Differential Cross-point Voltage | $\mathrm{V}_{\text {OXAC }}$ | $0.5 \times \mathrm{GVDD}-0.115$ | $0.5 \times \mathrm{GVDD}+0.115$ | V | - |

## Note:

1. I/O drivers are calibrated before making measurements.

## Electrical Characteristics

### 2.10 eSPI

This section describes the DC and AC electrical specifications for the eSPI interface.

### 2.10.1 eSPI DC Electrical Characteristics

Table 27 provides the DC electrical characteristics for the eSPI interface operating at $\mathrm{CV}_{\mathrm{DD}}=3.3 \mathrm{~V}$.
Table 27. eSPI DC Electrical Characteristics (3.3 V)
For recommended operating conditions, see Table 3.

| Parameter | Symbol | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2 | - | V |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | 0.8 | V |
| Input current $\left(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\right.$ or $\mathrm{V}_{\mathrm{IN}}=\mathrm{CV}_{\mathrm{DD})}$ | $\mathrm{I}_{\mathrm{IN}}$ | - | $\pm 40$ | $\mu \mathrm{~A}$ |
| Output high voltage <br> $\left(C V_{\mathrm{DD}}=\right.$ min, $\left.\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 | - | V |
| Output low voltage <br> $\left(C V_{\mathrm{DD}}=\right.$ min, $\left.\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.4 | V |

## Note:

1. The min $\mathrm{V}_{I L}$ and max $\mathrm{V}_{I H}$ values are based on the respective min and max $C V_{I N}$ values found in Table 3.
2. The symbol $\mathrm{V}_{\mathrm{IN}}$, in this case, represents the $\mathrm{CV}_{\mathrm{IN}}$ symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

Table 28 provides the DC electrical characteristics for the eSPI interface operating at $\mathrm{CV}_{\mathrm{DD}}=2.5 \mathrm{~V}$.
Table 28. eSPI DC Electrical Characteristics (2.5 V)
For recommended operating conditions, see Table 3.

| Parameter | Symbol | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | 1.7 | - | V |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | 0.7 | V |
| Input current $\left(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\right.$ or $\left.\mathrm{V}_{\mathrm{IN}}=\mathrm{CV}_{\mathrm{DD}}\right)$ | $\mathrm{I}_{\mathrm{IN}}$ | - | $\pm 40$ | $\mu \mathrm{~A}$ |
| Output high voltage <br> $\left(\mathrm{CV}_{\mathrm{DD}}=\min , \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.0 | - | V |
| Output low voltage <br> $\left(C V_{\mathrm{DD}}=\min , \mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.4 | V |

## Note:

1. The min $\mathrm{V}_{I L}$ and $\max \mathrm{V}_{I H}$ values are based on the respective min and max $\mathrm{CV}_{I N}$ values found in Table 3 .
2. The symbol $\mathrm{V}_{\mathrm{IN}}$, in this case, represents the $\mathrm{CV}_{\mathrm{IN}}$ symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

Table 29 provides the DC electrical characteristics for the eSPI interface operating at $\mathrm{CV}_{\mathrm{DD}}=1.8 \mathrm{~V}$.
Table 29. eSPI DC Electrical Characteristics (1.8 V)
For recommended operating conditions, see Table 3.

| Parameter | Symbol | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | 1.25 | - | V |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | 0.6 | V |
| Input current $\left(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\right.$ or $\left.\mathrm{V}_{\mathrm{IN}}=\mathrm{CV}_{\mathrm{DD}}\right)$ | $\mathrm{I}_{\mathrm{IN}}$ | - | $\pm 40$ | $\mu \mathrm{~A}$ |
| Output high voltage <br> $\left(C V_{\mathrm{DD}}=\right.$ min, $\left.\mathrm{I}_{\mathrm{OH}}=-0.5 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OH}}$ | 1.35 | - | V |
| Output low voltage <br> $\left(C V_{\mathrm{DD}}=\right.$ min, $\left.\mathrm{I}_{\mathrm{OL}}=0.5 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.4 | V |

## Note:

1. The $\min V_{I L}$ and max $V_{I H}$ values are based on the respective min and max $C V_{I N}$ values found in Table 3.
2. The symbol $\mathrm{V}_{\mathrm{IN}}$, in this case, represents the $\mathrm{CV}_{\mathrm{IN}^{\prime}}$ symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

### 2.10.2 eSPI AC Timing Specifications

Table 30 and provide the eSPI input and output AC timing specifications.
Table 30. eSPI AC Timing Specifications ${ }^{1}$

| Characteristic | Symbol $^{2}$ | Min | Max | Unit | Note |
| :--- | :---: | :---: | :---: | :---: | :---: |
| SPI_MOSI output—Master data (internal clock) hold time | $\mathrm{t}_{\text {NIKHOX }}$ | 0.5 | - | ns | 2,3 |
|  | $\mathrm{t}_{\text {NIKHOX }}$ | 4.0 | - |  |  |
| SPI_MOSI output—Master data (internal clock) delay | $\mathrm{t}_{\text {NIKHOV }}$ | - | 6.0 | ns | 2,3 |
| $\mathrm{t}_{\text {NIKHOV }}$ | - | 7.0 |  |  |  |
| SPI_CS outputs—Master data (internal clock) hold time | $\mathrm{t}_{\text {NIKHOX2 }}$ | 0 | - | ns | 2 |
| SPI_CS outputs—Master data (internal clock) delay | $\mathrm{t}_{\text {NIKHOV2 }}$ | - | 6.0 | ns | 2 |
| SPI inputs—Master data (internal clock) input setup time | $\mathrm{t}_{\text {NIIVKH }}$ | 5 | - | ns | - |
| SPI inputs—Master data (internal clock) input hold time | $\mathrm{t}_{\text {NIIXKH }}$ | 0 | - | ns | - |

## Notes:

1. The symbols used for timing specifications follow the pattern of $t_{\text {(first two letters of functional block)(signal)(state) (reference)(state) }}$ for inputs and $\mathrm{t}_{\text {(first two letters of functional block)(reference)(state)(signal)(state) }}$ for outputs. For example, $\mathrm{t}_{\text {NIKHOV }}$ symbolizes the NMSI outputs internal timing (NI) for the time $\mathrm{t}_{\text {SPI }}$ memory clock reference $(\mathrm{K})$ goes from the high state $(\mathrm{H})$ until outputs ( O ) are valid (V).
2. Output specifications are measured from the $50 \%$ level of the rising edge of CLKIN to the $50 \%$ level of the signal. Timings are measured at the pin.
3. The greater of the two output timings for $\mathrm{t}_{\text {NIKHOX }}$ and $\mathrm{t}_{\text {NIKHOV }}$ are used when SPCOM[RxDelay] of the eSPI command register is set. For example, the $\mathrm{t}_{\text {NIKHOX }}$ is 4.0 and $\mathrm{t}_{\text {NIKHOv }}$ is 7.0 if SPCOM[RxDelay] is set to be 1.

## Electrical Characteristics

Figure 14 provides the AC test load for the eSPI.


Figure 14. eSPI AC Test Load
Figure 15 represent the AC timing from Table 30 in master mode (internal clock). Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge. Also, note that the clock edge is selectable on eSPI.


Figure 15. eSPI AC Timing in Master Mode (Internal Clock) Diagram

### 2.11 DUART

This section describes the DC and AC electrical specifications for the DUART interface.

### 2.11.1 DUART DC Electrical Characteristics

Table 31 provides the DC electrical characteristics for the DUART interface.
Table 31. DUART DC Electrical Characteristics
For recommended operating conditions, see Table 3.

| Parameter | Symbol | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2 | - | V | 1 |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | 0.8 | V | 1 |
| Input current $\left(\mathrm{OV}_{\mathrm{IN}}=0 \mathrm{~V}\right.$ or $\left.\mathrm{OV}_{\mathrm{IN}}=\mathrm{OV}_{\mathrm{DD}}\right)$ | $\mathrm{I}_{\mathrm{IN}}$ | - | $\pm 40$ | $\mu \mathrm{~A}$ | 2 |
| Output high voltage $\left(\mathrm{OV}_{\mathrm{DD}}=\min , \mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 | - | V | - |
| Output low voltage $\left(\mathrm{OV}_{\mathrm{DD}}=\min , \mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.4 | V | - |

## Notes:

1. The symbol $O V^{I N}$, in this case, represents the $O V_{I N}$ symbol referenced in Table 3.

### 2.11.2 DUART AC Electrical Specifications

Table 32 provides the AC timing parameters for the DUART interface.
Table 32. DUART AC Timing Specifications

| Parameter | Value | Unit | Notes |
| :--- | :---: | :---: | :---: |
| Minimum baud rate | $\mathrm{f}_{\mathrm{PLAT}} /(2 \times 1,048,576)$ | baud | 1,3 |
| Maximum baud rate | $\mathrm{f}_{\mathrm{PLAT}} /(2 \times 16)$ | baud | 1,2 |

## Notes:

1. $\mathrm{f}_{\text {PLAT }}$ refers to the internal platform clock.
2. The actual attainable baud rate is limited by the latency of interrupt processing.
3. This parameter is sampled.

### 2.12 Ethernet: Data Path Three-Speed Ethernet (dTSEC), Management Interface 1 and 2, IEEE Std 1588™

This section provides the AC and DC electrical characteristics for the data path three-speed Ethernet controller, and the Ethernet Management Interfaces.

### 2.12.1 SGMII Timing Specifications

See Section 2.20.8, "SGMII Interface."

### 2.12.2 RGMII Timing Specifications

This section discusses the electrical characteristics for the RGMII interface.

### 2.12.2.1 RGMII DC Timing Specifications

Table 33 provides the DC electrical characteristics for the RGMII interface.
Table 33. RGMII DC Electrical Characteristics ( $\mathrm{LV}_{\mathrm{DD}}=\mathbf{2 . 5 V}$ )
For recommended operating conditions, see Table 3.

| Parameters | Symbol | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | 1.70 | - | V | 1 |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | 0.70 | V | 1 |
| Input current $\left(\mathrm{LV} \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\right.$ or $\left.\mathrm{LV}_{\mathrm{IN}}=\mathrm{LV}_{\mathrm{DD}}\right)$ | $\mathrm{I}_{\mathrm{IH}}$ | - | $\pm 40$ | $\mu \mathrm{~A}$ | 2 |
| Output high voltage $\left(\mathrm{LV}\right.$ DD $\left.=\min , \mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.00 | - | V | - |
| Output low voltage $\left(\mathrm{LV} \mathrm{DD}_{\mathrm{DD}}=\min , \mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.40 | V | - |

## Note:

1. The min $V_{I L}$ and max $V_{I H}$ values are based on the respective min and max $L V_{I N}$ values found in Table 3.
2. The symbol $\mathrm{LV}{ }_{I N}$, in this case, represents the $L V_{I N}$ symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

## Electrical Characteristics

### 2.12.2.2 RGMII AC Timing Specifications

Table 34 presents the RGMII AC timing specifications.
Table 34. RGMII AC Timing Specifications ( LV DD $=2.5 \mathrm{~V}$ )
For recommended operating conditions, see Table 3.

| Parameter/Condition | Symbol $^{\mathbf{1}}$ | Min | Typ | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Data to clock output skew (at transmitter) | $\mathrm{t}_{\text {SKRGT_TX }}$ | -500 | 0 | 500 | ps | - |
| Data to clock input skew (at receiver) | $\mathrm{t}_{\text {SKRGT_RX }}$ | 1.0 | - | 2.8 | ns | 2 |
| Clock period duration | $\mathrm{t}_{\text {RGT }}$ | 7.2 | 8.0 | 8.8 | ns | 3 |
| Duty cycle for 10BASE-T and 100BASE-TX | $\mathrm{t}_{\text {RGTH }} / \mathrm{t}_{\text {RGT }}$ | 40 | 50 | 60 | $\%$ | 3,4 |
| Duty cycle for Gigabit | $\mathrm{t}_{\text {RGTH }} / \mathrm{t}_{\text {RGT }}$ | 45 | 50 | 55 | $\%$ | - |
| Rise time (20\%-80\%) | $\mathrm{t}_{\text {RGTR }}$ | - | - | 0.75 | ns | 5,6 |
| Fall time $(20 \%-80 \%)$ | $\mathrm{t}_{\text {RGTF }}$ | - | - | 0.75 | ns | 5,6 |

## Notes:

1. In general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII timing. Note that the notation for rise (R) and fall (F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).
2. This implies that PC board design will require clocks to be routed such that an additional trace delay of greater than 1.5 ns will be added to the associated clock signal. Many PHY vendors already incorporate the necessary delay inside their chip. If so, additional PCB delay is probably not needed.
3. For 10 and 100 Mbps , $\mathrm{t}_{\mathrm{RGT}}$ scales to $400 \mathrm{~ns} \pm 40 \mathrm{~ns}$ and $40 \mathrm{~ns} \pm 4 \mathrm{~ns}$, respectively.
4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three $t_{\text {RGT }}$ of the lowest speed transitioned between.
5. Applies to inputs and outputs.
6. System/board must be designed to ensure this input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.

Figure 16 shows the RGMII AC timing and multiplexing diagrams.


Figure 16. RGMII AC Timing and Multiplexing Diagrams

### 2.12.3 Ethernet Management Interface

This section discusses the electrical characteristics for the EMI1 and EMI2 interfaces. EMI1 is the PHY management interface controlled by the MDIO controller associated with Frame Manager 1 dTSEC1. EMI2 is the XAUI PHY management interface controlled by the MDIO controller associated with Frame Manager 1 10GEC.

### 2.12.3.1 Ethernet Management Interface 1 DC Electrical Characteristics

The DC electrical characteristics for EMI1_MDIO and EMI1_MDC are provided in this section.
Table 35. Ethernet Management Interface 1 DC Electrical Characteristics ( $L_{D D}=3.3 \mathrm{~V}$ )

| Parameter | Symbol | Min | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| High-level input voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2 | - | V | 1 |
| Low-level input voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | 0.8 | V | 1 |
| Input high current ( $\left.\mathrm{LV}_{\mathrm{DD}}=\mathrm{Max}, \mathrm{LV}_{\mathrm{IN}}=2.4 \mathrm{~V}\right)$ | $\mathrm{I}_{\mathrm{H}}$ | - | 40 | $\mu \mathrm{A}$ | 2 |
| Input low current ( $\mathrm{LV}_{\mathrm{DD}}=\mathrm{Max}, \mathrm{LV}_{\text {IN }}=0.4 \mathrm{~V}$ ) | IIL | -600 | - | $\mu \mathrm{A}$ | - |
| Output high voltage ( $\left.\mathrm{LV}_{\mathrm{DD}}=\mathrm{min}, \mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 | - | V | - |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Electrical Characteristics

Table 35. Ethernet Management Interface 1 DC Electrical Characteristics ( $\mathrm{LV}_{\mathrm{DD}}=3.3 \mathrm{~V}$ ) (continued)

| Parameter | Symbol | Min | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output low voltage $\left(\mathrm{LV} \mathrm{DD}=\min , \mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.4 | V | - |

## Note:

1. The min $\mathrm{V}_{\mathrm{IL}}$ and $\max \mathrm{V}_{\mathrm{IH}}$ values are based on the min and max $\mathrm{LV} \mathrm{IN}_{\mathrm{IN}}$ respective values found in Table 3.
2. The symbol $L V_{I N}$, in this case, represents the $L V_{I N}$ symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

Table 36. Ethernet Management Interface 1 DC Electrical Characteristics ( $\mathrm{LV}_{\mathrm{DD}}=2.5 \mathrm{~V}$ )
For recommended operating conditions, see Table 3.

| Parameters | Symbol | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | 1.70 | - | V | 1 |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | 0.70 | V | 1 |
| Input high current $\left(\mathrm{V}_{\mathrm{IN}}=\mathrm{LV}\right.$ |  |  |  |  |  |
| Input low current $\left(\mathrm{V}_{\mathrm{IN}}=\mathrm{GND}\right)$ | $\mathrm{I}_{\mathrm{IH}}$ | - | 40 | $\mu \mathrm{~A}$ | 2 |
| Output high voltage $\left(\mathrm{LV} \mathrm{DD}_{\mathrm{DD}}=\min , \mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.00 | - | $\mu \mathrm{A}$ |  |
| Output low voltage $\left(\mathrm{LV} \mathrm{DD}_{\mathrm{DD}}=\min , \mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OL}}$ | -40 | - | V | - |

Note:

1. The $\min \mathrm{V}_{\mathrm{IL}}$ and $\max \mathrm{V}_{\mathrm{IH}}$ values are based on the respective min and max LV IN values found in Table 3.
2. The symbol $\mathrm{V}_{\mathrm{IN}}$, in this case, represents the $L V_{I N}$ symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

### 2.12.3.2 Ethernet Management Interface 2 DC Electrical Characteristics

Ethernet Management Interface 2 pins function as open drain I/Os. The interface shall conform to 1.2 V nominal voltage levels. $\mathrm{LV}_{\mathrm{DD}}$ must be powered to use this interface. The DC electrical characteristics for EMI2_MDIO and EMI2_MDC are provided in this section.

Table 37. Ethernet Management Interface 2 DC Electrical Characteristics (1.2 V)
For recommended operating conditions, see Table 3.

| Parameter | Symbol | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | 0.84 | - | V | - |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | 0.36 | V | - |
| Output high voltage $\left(\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}\right)$ | $\mathrm{V}_{\mathrm{OH}}$ | 1.0 | - | V | - |
| Output low voltage $\left(\mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A}\right)$ | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.2 | V | - |
| Output low current $\left(\mathrm{V}_{\mathrm{OL}}=0.2 \mathrm{~V}\right)$ | $\mathrm{I}_{\mathrm{OL}}$ | 4 | - | mA | - |
| Input capacitance | $\mathrm{C}_{\mathrm{IN}}$ | - | 10 | pF | - |

### 2.12.3.3 Ethernet Management Interface 1 AC Electrical Specifications

Table 38. Ethernet Management Interface 1 AC Timing Specifications
For recommended operating conditions, see Table 3.

| Parameter/Condition | Symbol $^{\mathbf{1}}$ | Min | Typ | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| MDC frequency | $\mathrm{f}_{\text {MDC }}$ | - | - | 2.5 | MHz | 2 |
| MDC clock pulse width high | $\mathrm{t}_{\text {MDCH }}$ | 160 | - | - | ns | - |
| MDC to MDIO delay | $\mathrm{t}_{\text {MDKHDX }}$ | $\left(16 \times \mathrm{t}_{\text {plb_clk }}\right)-6$ | - | $\left(16 \times \mathrm{t}_{\text {plb_clk }}\right)+6$ | ns | 3,4 |
| MDIO to MDC setup time | $\mathrm{t}_{\text {MDDVKH }}$ | 8 | - | - | ns | - |
| MDIO to MDC hold time | $\mathrm{t}_{\text {MDDXKH }}$ | 0 | - | - | ns | - |

## Notes:

1. The symbols used for timing specifications follow the pattern of $t_{\text {(first two }}$ letters of functional block)(signal)(state)(reference)(state) for inputs and $t_{\text {(first two letters of functional block)(reference)(state)(signal)(state) }}$ for outputs. For example, MDKHDX $^{\text {Symbolizes management }}$ data timing (MD) for the time $t_{M D C}$ from clock reference $(\mathrm{K})$ high $(H)$ until data outputs $(\mathrm{D})$ are invalid $(X)$ or data hold time. Also, $\mathrm{t}_{\text {MDDVKH }}$ symbolizes management data timing (MD) with respect to the time data input signals ( D ) reach the valid state $(\mathrm{V})$ relative to the $\mathrm{t}_{\mathrm{MDC}}$ clock reference $(\mathrm{K})$ going to the high $(\mathrm{H})$ state or setup time.
2. This parameter is dependent on the frame manager clock frequency (MIIMCFG [MgmtCIk] field determines the clock frequency of the MgmtClk Clock EC_MDC).
3. This parameter is dependent on the frame manager clock frequency. The delay is equal to 16 frame manager clock periods $\pm 6 \mathrm{~ns}$. For example, with a frame manager clock of 400 MHz , the min/max delay is $40 \mathrm{~ns} \pm 6 \mathrm{~ns}$.
4. $\mathrm{t}_{\mathrm{plb}} \mathrm{clk}$ is the frame manager clock period.

### 2.12.3.4 Ethernet Management Interface 2 AC Electrical Characteristics

Table 39. Ethernet Management Interface 2 AC Timing Specifications
For recommended operating conditions, see Table 3.

| Parameter/Condition | Symbol $^{1}$ | Min | Typ | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| MDC frequency | $\mathrm{f}_{\text {MDC }}$ | - | - | 2.5 | MHz | 2 |
| MDC clock pulse width high | $\mathrm{t}_{\text {MDCH }}$ | 160 | - | - | ns | - |
| MDC to MDIO delay | $\mathrm{t}_{\text {MDKHDX }}$ | $\left(0.5 \times\left(1 / \mathrm{f}_{\text {MDC }}\right)\right)-6$ | - | $\left(0.5 \times\left(1 / \mathrm{f}_{\text {MDC }}\right)\right)+6$ | ns | 3 |
| MDIO to MDC setup time | $\mathrm{t}_{\text {MDDVKH }}$ | 8 | - | - | ns | - |
| MDIO to MDC hold time | $\mathrm{t}_{\text {MDDXKH }}$ | 0 | - | - | ns | - |

## Notes:

1. The symbols used for timing specifications follow the pattern of $t_{\text {(first two letters of functional block)(signal)(state)(reference)(state) }}$ for inputs and $\mathrm{t}_{\text {(first two letters of functional block)(reference)(state)(signal)(state) }}$ for outputs. For example, $\mathrm{t}_{\text {MDKHDX }}$ symbolizes management data timing (MD) for the time $t_{M D C}$ from clock reference $(\mathrm{K})$ high $(H)$ until data outputs ( D ) are invalid ( X ) or data hold time. Also, $\mathrm{t}_{\mathrm{MDDVKH}}$ symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state $(\mathrm{V})$ relative to the $\mathrm{t}_{\mathrm{MDC}}$ clock reference $(\mathrm{K})$ going to the high $(\mathrm{H})$ state or setup time.
2. This parameter is dependent on the frame manager clock frequency (MIIMCFG [MgmtClk] field determines the clock frequency of the MgmtClk Clock EC_MDC).
3. This parameter is dependent on the management data clock frequency, $\mathrm{f}_{\mathrm{MDC}}$. The delay is equal to 0.5 management data clock period $\pm 6 \mathrm{~ns}$. For example, with a management data clock of 2.5 MHz , the $\min / \mathrm{max}$ delay is $200 \mathrm{~ns} \pm 6 \mathrm{~ns}$.

## Electrical Characteristics

Figure 17 shows the Ethernet Management Interface timing diagram.


Figure 17. Ethernet Management Interface Timing Diagram

### 2.12.4 dTSEC IEEE 1588 AC Specifications

Table 40. dTSEC IEEE 1588 AC Timing Specifications
For recommended operating conditions, see Table 3.

| Parameter/Condition | Symbol | Min | Typ | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TSEC_1588_CLK clock period | $\mathrm{t}_{\text {T1588CLK }}$ | 3.3 | - | $\mathrm{T}_{\mathrm{RX} \text { _CLK }} \times 7$ | ns | 1, 3 |
| TSEC_1588_CLK duty cycle | $\mathrm{t}_{\mathrm{T} 1588 \mathrm{CLKH}} /$ $\mathrm{t}_{\text {T1588CLK }}$ | 40 | 50 | 60 | \% | 2 |
| TSEC_1588_CLK peak-to-peak jitter | $\mathrm{t}_{\text {T1588CLKINJ }}$ | - | - | 250 | ps | - |
| Rise time TSEC_1588_CLK (20\%-80\%) | $\mathrm{t}_{\text {T1588CLKINR }}$ | 1.0 | - | 2.0 | ns | - |
| Fall time TSEC_1588_CLK (80\%-20\%) | $\mathrm{t}_{\text {T1588CLKINF }}$ | 1.0 | - | 2.0 | ns | - |
| TSEC_1588_CLK_OUT clock period | $\mathrm{t}_{\text {T1588CLKOUT }}$ | $2 \times \mathrm{t}_{\text {T1588CLK }}$ | - | - | ns | - |
| TSEC_1588_CLK_OUT duty cycle | $\mathrm{t}_{\text {T1588CLKOTH }} /$ <br> $\mathrm{t}_{\text {T1588CLKOUT }}$ | 30 | 50 | 70 | \% | - |
| TSEC_1588_PULSE_OUT | $\mathrm{t}_{\text {T15880V }}$ | 0.5 | - | 3.0 | ns | - |
| TSEC_1588_TRIG_IN pulse width | $\mathrm{t}_{\text {T1588TRIGH }}$ | $2 \times \mathrm{t}_{\text {T1588CLK_MAX }}$ | - | - | ns | 3 |

## Notes:

1. $T_{\text {RX_CLK }}$ is the maximum clock period of dTSEC receiving clock selected by TMR_CTRL[CKSEL]. See the P4080 QorlQ Integrated Multicore Communication Processor Family Reference Manual, for a description of TMR_CTRL registers.
2. It needs to be at least two times the clock period of the clock selected by TMR_CTRL[CKSEL]. See the P4080 QoriQ Integrated Multicore Communication Processor Family Reference Manual, for a description of TMR_CTRL registers.
3. The maximum value of $\mathrm{t}_{\mathrm{T} 1588 \mathrm{CLK}}$ is not only defined by the value of $\mathrm{T}_{\text {RX_CLK }}$, but also defined by the recovered clock. For example, for $10 / 100 / 1000$ Mbps modes, the maximum value of $t_{T 1588 C L K}$ will be 2800,280 , and 56 ns , respectively.

Figure 18 shows the data and command output AC timing diagram.


Note: The output delay is counted starting at the rising edge if $\mathrm{t}_{\mathrm{T} 1588 \text { CLKOUT }}$ is noninverting. Otherwise, it is counted starting at the falling edge.

Figure 18. dTSEC IEEE 1588 Output AC Timing
Figure 19 shows the data and command input AC timing diagram.


Figure 19. dTSEC IEEE 1588 Input AC Timing

## Electrical Characteristics

### 2.13 USB

This section provides the AC and DC electrical specifications for the USB interface.

### 2.13.1 USB DC Electrical Characteristics

This section provides the DC electrical characteristics for the USB interface.
Table 41. USB DC Electrical Characteristics $\left(\mathrm{LV}_{\mathrm{DD}}=3.3 \mathrm{~V}\right)$
For recommended operating conditions, see Table 3.

| Parameter | Symbol | Min | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input high voltage ${ }^{1}$ | $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | - | V | 1 |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | 0.8 | V | 1 |
| Input current ( $\mathrm{LV}_{\text {IN }}=0 \mathrm{~V}$ or $\left.\mathrm{LV}_{\text {IN }}=\mathrm{LV}_{\mathrm{DD}}\right)$ | $\mathrm{I}_{\mathrm{IN}}$ | - | $\pm 40$ | $\mu \mathrm{A}$ | 2 |
| Output high voltage ( $\left.\mathrm{LV}_{\mathrm{DD}}=\mathrm{min}, \mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.8 | - | V | - |
| Output low voltage ( $\left.\mathrm{LV}_{\mathrm{DD}}=\mathrm{min}, \mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.3 | V | - |

## Notes:

1. The $\min \mathrm{V}_{\mathrm{IL}}$ and $\max \mathrm{V}_{\mathrm{IH}}$ values are based on the respective min and max $\mathrm{LV} \mathrm{IN}_{\mathrm{IN}}$ values found in Table 3.
2. The symbol $\mathrm{LV}_{I N}$, in this case, represents the $\mathrm{LV}_{I N}$ symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

Table 42. USB DC Electrical Characteristics ( $\mathrm{LV}_{\mathrm{DD}}=\mathbf{2 . 5} \mathrm{V}$ )
For recommended operating conditions, see Table 3.

| Parameter | Symbol | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input high voltage $^{1}$ | $\mathrm{~V}_{\mathrm{IH}}$ | 1.7 | - | V | 1 |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | 0.7 | V | 1 |
| Input current $\left(\mathrm{LV}_{\mathrm{IN}}=0 \mathrm{~V}\right.$ or $\left.\mathrm{LV}_{\mathrm{IN}}=\mathrm{LV}_{\mathrm{DD}}\right)$ | $\mathrm{I}_{\mathrm{IN}}$ | - | $\pm 40$ | $\mu \mathrm{~A}$ | 2 |
| Output high voltage $\left(\mathrm{LV}_{\mathrm{DD}}=\min , \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.0 | - | V | - |
| Output low voltage $\left(\mathrm{LV} \mathrm{DD}=\min , \mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.4 | V | - |

## Notes:

1. The $\min \mathrm{V}_{\mathrm{IL}}$ and $\max \mathrm{V}_{\mathrm{IH}}$ values are based on the respective min and max $\mathrm{LV} \mathrm{IN}_{\mathrm{IN}}$ values found in Table 3.
2. The symbol $\mathrm{LV} \mathrm{IN}_{\mathrm{IN}}$, in this case, represents the $\mathrm{LV}_{\mathrm{IN}}$ symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

Table 43. USB DC Electrical Characteristics ( $\mathrm{LV}_{\mathrm{DD}}=1.8 \mathrm{~V}$ )

| Parameter | Symbol | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input high voltage ${ }^{1}$ | $\mathrm{~V}_{\mathrm{IH}}$ | 1.25 | - | V | 1 |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | 0.6 | V | 1 |
| Input current $\left(\mathrm{LV} \mathrm{IN}_{\mathrm{IN}}=0 \mathrm{~V}\right.$ or $\left.\mathrm{LV} \mathrm{IIN}=\mathrm{LV}_{\mathrm{DD}}\right)$ | $\mathrm{I}_{\mathrm{IN}}$ | - | $\pm 40$ | $\mu \mathrm{~A}$ | 2 |
| Output high voltage $\left(\mathrm{LV}_{\mathrm{DD}}=\min , \mathrm{I}_{\mathrm{OH}}=-0.5 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OH}}$ | 1.35 | - | V | - |
| Output low voltage $\left(\mathrm{LV}_{\mathrm{DD}}=\min , \mathrm{I}_{\mathrm{OL}}=0.5 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.4 | V | - |

## Notes:

1. The $\min \mathrm{V}_{\mathrm{IL}}$ and $\max \mathrm{V}_{\mathrm{IH}}$ values are based on the respective min and max LV IN values found in Table 3.
2. The symbol $\mathrm{LV} \mathrm{IN}_{\mathrm{IN}}$, in this case, represents the $\mathrm{LV} \mathrm{IN}^{\mathrm{IN}}$ symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

### 2.13.2 USB AC Electrical Specifications

Table 44 describes the general timing parameters of the USB interface of the P4080.
Table 44. USB General Timing Parameters (ULPI Mode Only)

| Parameter | Symbol | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| USB clock cycle time | $\mathrm{t}_{\text {USCK }}$ | 15 | - | ns | $2-5$ |
| Input setup to USB clock—all inputs | $\mathrm{t}_{\text {USIVKH }}$ | 4 | - | ns | $2-5$ |
| Input hold to USB clock—all inputs | $\mathrm{t}_{\text {USIXKH }}$ | 0 | - | ns | $2-5$ |
| USB clock to output valid—all outputs | $\mathrm{t}_{\text {USKHOV }}$ | - | 8 | ns | $2-5$ |
| Output hold from USB clock—all outputs | $\mathrm{t}_{\text {USKHOX }}$ | 2 | - | ns | $2-5$ |

## Notes:

1. The symbols for timing specifications follow the pattern of $t_{\text {(First two letters of functional block)(signal)(state) (reference)(state) }}$ for inputs and $t_{\text {(First two lefters of functional block)(reference)(state)(signal)(state) }}$ for outputs. For example, $t_{\text {USIXKH }}$ symbolizes usb timing (US) for the input (I) to go invalid (X) with respect to the time the usb clock reference (K) goes high (H). Also, tuskhox symbolizes USB timing (US) for the USB clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
2. All timings are in reference to USB clock.
3. All signals are measured from $\mathrm{LV}_{\mathrm{DD}} / 2$ of the rising edge of the USB clock to $0.4 \times \mathrm{LV}_{\mathrm{DD}}$ of the signal in question for 3.3 V signaling levels.
4. Input timings are measured at the pin.
5. For active/float timing measurements, the $\mathrm{Hi}-\mathrm{Z}$ or off state is defined to be when the total current delivered through the component pin is less than or equal to that of the leakage current specification.

Figure 20 and Figure 21 provide the AC test load and signals for the USB, respectively.


Figure 20. USB AC Test Load

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Electrical Characteristics



Figure 21. USB Signals
Table 45 provides the USB clock input (USBn_CLK) AC timing specifications.
Table 45. USBn_CLK AC Timing Specifications

| Parameter/Condition | Conditions | Symbol | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Frequency range | - | f USB_CLK_IN $^{c \mid}$ | 59.97 | 60 | 60.03 | MHz |
| Clock frequency tolerance | - | $t_{\text {CLK_TOL }}$ | -0.05 | 0 | 0.05 | $\%$ |
| Reference clock duty cycle | Measured at 1.6 V | $\mathrm{t}_{\text {CLK_DUTY }}$ | 40 | 50 | 60 | $\%$ |
| Total input jitter/time interval error | Peak-to-peak value measured with a <br> second order high-pass filter of 500 kHz <br> bandwidth | $\mathrm{t}_{\text {CLK_PJ }}$ | - | - | 200 | ps |

### 2.14 Enhanced Local Bus Interface

This section describes the DC and AC electrical specifications for the enhanced local bus interface.

### 2.14.1 Enhanced Local Bus DC Electrical Characteristics

Table 46 provides the DC electrical characteristics for the enhanced local bus interface operating at $\mathrm{BV}_{\mathrm{DD}}=3.3 \mathrm{~V}$.
Table 46. Enhanced Local Bus DC Electrical Characteristics (3.3 V)
For recommended operating conditions, see Table 3.

| Parameter | Symbol | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2 | - | V | 1 |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | 0.8 | V | 1 |
| Input current $\left(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\right.$ or $\left.\mathrm{V}_{\mathrm{IN}}=\mathrm{BV}_{\mathrm{DD}}\right)$ | $\mathrm{I}_{\mathrm{IN}}$ | - | $\pm 40$ | $\mu \mathrm{~A}$ | 2 |
| $\left.\begin{array}{l}\text { Output high voltage } \\ (\mathrm{BV} \\ \mathrm{DD}\end{array}=\min , \mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 | - | V | - |
| $\left.\begin{array}{l}\text { Output low voltage } \\ (\mathrm{BV} \\ \mathrm{DD}\end{array}=\min , \mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}\right)$ |  |  |  |  |  |

## Note:

1. The min $\mathrm{V}_{I L}$ and $\max \mathrm{V}_{I H}$ values are based on the respective min and max $B V_{I N}$ values found in Table 3.
2. The symbol $\mathrm{V}_{\mathrm{IN}}$, in this case, represents the $\mathrm{BV}_{\mathrm{IN}^{\prime}}$ symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

Table 47 provides the DC electrical characteristics for the enhanced local bus interface operating at $\mathrm{BV}_{\mathrm{DD}}=2.5 \mathrm{~V}$.
Table 47. Enhanced Local Bus DC Electrical Characteristics (2.5 V)
For recommended operating conditions, see Table 3.

| Parameter | Symbol | Min | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | 1.7 | - | V | 1 |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | 0.7 | V | 1 |
| Input current ( $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ or $\mathrm{V}_{\text {IN }}=\mathrm{BV}_{\mathrm{DD}}$ ) | $\mathrm{I}_{\mathrm{IN}}$ | - | $\pm 40$ | $\mu \mathrm{A}$ | 2 |
| Output high voltage $\left(B V_{D D}=\min , \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.0 | - | V | - |
| Output low voltage $\left(B V_{D D}=\min , I_{\mathrm{OL}}=1 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.4 | V | - |

## Note:

1. The $\min V_{I L}$ and $\max V_{I H}$ values are based on the respective min and max $B V_{I N}$ values found in Table 3.
2. The symbol $\mathrm{V}_{I N}$, in this case, represents the $B V_{I N}$ symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

Table 48 provides the DC electrical characteristics for the enhanced local bus interface operating at $\mathrm{BV}_{\mathrm{DD}}=1.8 \mathrm{~V}$.
Table 48. Enhanced Local Bus DC Electrical Characteristics (1.8 V)
For recommended operating conditions, see Table 3.

| Parameter | Symbol | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | 1.25 | - | V | 1 |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | 0.6 | V | 1 |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Electrical Characteristics

Table 48. Enhanced Local Bus DC Electrical Characteristics (1.8 V) (continued)
For recommended operating conditions, see Table 3.

| Parameter | Symbol | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input current $\left(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\right.$ or $\left.\mathrm{V}_{\mathrm{IN}}=\mathrm{BV}_{\mathrm{DD}}\right)$ | $\mathrm{I}_{\mathrm{IN}}$ | - | $\pm 40$ | $\mu \mathrm{~A}$ | 2 |
| Output high voltage <br> $\left(B V_{\mathrm{DD}}=\right.$ min, $\left.\mathrm{I}_{\mathrm{OH}}=-0.5 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OH}}$ | 1.35 | - | V | - |
| Output low voltage <br> $\left(B V_{\mathrm{DD}}=\min , \mathrm{I}_{\mathrm{OL}}=0.5 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.4 | V | - |

## Note:

1. The $\min \mathrm{V}_{\mathrm{IL}}$ and $\max \mathrm{V}_{\mathrm{IH}}$ values are based on the respective min and max $B V_{I N}$ values found in Table 3.
2. The symbol $\mathrm{V}_{\mathbb{I N}}$, in this case, represents the $\mathrm{BV}_{\mathbb{I N}}$ symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

### 2.14.2 Enhanced Local Bus AC Timing Specifications

This section describes the AC timing specifications for the enhanced local bus interface.

### 2.14.2.1 Test Condition

Figure 22 provides the AC test load for the enhanced local bus.


Figure 22. Enhanced Local Bus AC Test Load

### 2.14.2.2 Local Bus AC Timing Specification

All output signal timings are relative to the falling edge of any LCLKs. The external circuit must use the rising edge of the LCLKs to latch the data.

All input timings except LGTA/LUPWAIT/LFRB are relative to the rising edge of LCLKs. LGTA/LUPWAIT/LFRB are relative to the falling edge of LCLKs.
Table 49 describes the timing specifications of the local bus interface.
Table 49. Enhanced Local Bus Timing Specifications ( $\mathrm{BV}_{\mathrm{DD}}=3.3 \mathrm{~V}, 2.5 \mathrm{~V}$, and 1.8 V )
For recommended operating conditions, see Table 3.

| Parameter | Symbol $^{1}$ | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Local bus cycle time | $\mathrm{t}_{\text {LBK }}$ | 10 | - | ns | - |
| Local bus duty cycle | $\mathrm{t}_{\mathrm{LBKH}} / \mathrm{t}_{\mathrm{LBK}}$ | 45 | 55 | $\%$ | - |
| LCLK[n] skew to LCLK[m] | $\mathrm{t}_{\text {LBKSKEW }}$ | - | 150 | ps | 2 |
| Input setup <br> (except LGTA/LUPWAIT/LFRB) | $\mathrm{t}_{\text {LBIVKH }}$ | 6 | - | ns | - |
| Input hold <br> (except LGTA/LUPWAIT/LFRB) | $\mathrm{t}_{\text {LBIXKH }}$ | 1 | - | ns | - |

Table 49. Enhanced Local Bus Timing Specifications ( $\mathrm{BV}_{\mathrm{DD}}=3.3 \mathrm{~V}, 2.5 \mathrm{~V}$, and 1.8 V ) (continued)
For recommended operating conditions, see Table 3.

| Parameter | Symbol ${ }^{1}$ | Min | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input setup (for LGTA/LUPWAIT/LFRB) | $\mathrm{t}_{\text {LBIVKL }}$ | 6 | - | ns | - |
| Input hold (for LGTA/LUPWAIT/LFRB) | $\mathrm{t}_{\text {LBIXKL }}$ | 1 | - | ns | - |
| Output delay (Except LALE) | t LBKLOV | - | 1.5 | ns | - |
| Output hold (Except LALE) | $\mathrm{t}_{\text {LBKLOX }}$ | -3.5 | - | ns | 5 |
| Local bus clock to output high impedance for LAD/LDP | $\mathrm{t}_{\text {LBKLOZ }}$ | - | 2 | ns | 3 |
| LALE output negation to LAD/LDP output transition (LATCH hold time) | $\mathrm{t}_{\text {LBONOT }}$ | 0.8 <br> $(\mathrm{LBCR}[\mathrm{AHD}]=1)$ <br> 1.8 <br> $(\mathrm{LBCR}[\mathrm{AHD}]=0)$ | - | eLBC controller clock cycle (= 2 platform clock cycles) | 4 |

## Note:

1. All signals are measured from $B V_{D D} / 2$ of rising/falling edge of $L C L K$ to $B V_{D D} / 2$ of the signal in question.
2. Skew measured between different LCLKs at $\mathrm{BV}_{\mathrm{DD}} / 2$.
3. For purposes of active/float timing measurements, the high impedance or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
4. $\mathrm{t}_{\text {LBONOT }}$ is a measurement of the minimum time between the negation of LALE and any change in LAD. $\mathrm{t}_{\text {LBONOT }}$ is determined by LBCR[AHD]. The unit is the eLBC controller clock cycle, which is the internal clock that runs the local bus controller, not the external LCLK. After power on reset, LBCR[AHD] defaults to 0 .
5. Output hold is negative. This means that output transition happens earlier than the falling edge of LCLK.

## Electrical Characteristics

Figure 23 shows the AC timing diagram of the local bus interface.


Figure 23. Enhanced Local Bus Signals
Figure 24 applies to all three controllers that eLBC supports: GPCM, UPM, and FCM.
For input signals, the AC timing data is used directly for all three controllers.
For output signals, each type of controller provides its own unique method to control the signal timing. The final signal delay value for output signals is the programmed delay plus the AC timing delay. For example, for GPCM, LCS can be programmed to delay by $\mathrm{t}_{\text {acs }}(0,1 / 4,1 / 2,1,1+1 / 4,1+1 / 2,2,3$ cycles $)$, so the final delay is $\mathrm{t}_{\text {acs }}+\mathrm{t}_{\mathrm{LBKHOV}}$.

Figure 24 shows how the AC timing diagram applies to GPCM. The same principle applies to UPM and FCM.

$1 t_{\text {addr }}$ is programmable and determined by LCRR[EADC] and ORx[EAD].
${ }^{2} \mathrm{t}_{\mathrm{arcs}}, \mathrm{t}_{\mathrm{awcs}}, \mathrm{t}_{\mathrm{aoo}}, \mathrm{t}_{\mathrm{rc}}, \mathrm{t}_{\mathrm{oen}}, \mathrm{t}_{\mathrm{awe}}, \mathrm{t}_{\mathrm{wc}}, \mathrm{t}_{\mathrm{wen}}$ are determined by ORx. See the P4080 QorIQ Integrated Multicore Communication Processor Family Reference Manual.

Figure 24. GPCM Output Timing Diagram

### 2.15 Enhanced Secure Digital Host Controller (eSDHC)

This section describes the DC and AC electrical specifications for the eSDHC interface.

### 2.15.1 eSDHC DC Electrical Characteristics

Table 50 provides the DC electrical characteristics for the eSDHC interface. The eSDHC interface operates at $\mathrm{OV}_{\mathrm{DD}}=3.3 \mathrm{~V}$, however, SDHC_DAT[4:7] require $\mathrm{CV}_{\mathrm{DD}}=3.3 \mathrm{~V}$ when muxed extended SDHC data signals are enabled via the RCW[SPI] field.

Table 50. eSDHC Interface DC Electrical Characteristics
For recommended operating conditions, see Table 3.

| Characteristic | Symbol | Condition | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | - | $0.625 \times \mathrm{OV}_{\mathrm{DD}}$ | - | V | 1 |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | - | $0.25 \times \mathrm{OV}_{\mathrm{DD}}$ | V | 1 |
| Input/output leakage current | $\mathrm{I}_{\mathrm{IN}} / \mathrm{IOZ}_{\mathrm{OZ}}$ | - | -50 | 50 | $\mu \mathrm{~A}$ | - |
| Output high voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ at $\mathrm{OV}_{\mathrm{DD}} \min$ | $0.75 \times \mathrm{OV}_{\mathrm{DD}}$ | - | V | - |

## Electrical Characteristics

Table 50. eSDHC Interface DC Electrical Characteristics (continued)
For recommended operating conditions, see Table 3.

| Characteristic | Symbol | Condition | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Output low voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A}$ at $\mathrm{OV}_{\mathrm{DD}} \min$ | - | $0.125 \times \mathrm{OV}_{\mathrm{DD}}$ | V | - |
| Output high voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ at $\mathrm{OV}_{\mathrm{DD}} \min$ | $\mathrm{OV}_{\mathrm{DD}}-0.2$ | - | V | 2 |
| Output low voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ at $\mathrm{OV}_{\mathrm{DD}} \min$ | - | 0.3 | V | 2 |

## Note:

1. The $\min \mathrm{V}_{\mathrm{IL}}$ and $\max \mathrm{V}_{I H}$ values are based on the respective min and $\max O V_{I N}$ values found in Table 3.
2. Open drain mode for MMC cards only.

### 2.15.2 eSDHC AC Timing Specifications

Table 51 provides the eSDHC AC timing specifications as defined in Figure 25.
Table 51. eSDHC AC Timing Specifications
For recommended operating conditions, see Table 3.

| Parameter | Symbol $^{1}$ | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| SD_CLK clock frequency: |  |  |  |  |  |
|  | SD/SDIO Full-speed/high-speed mode <br> MMC Full-speed/high-speed mode | $\mathrm{f}_{\text {SHSCK }}$ | 0 | $25 / 50$ | MHz |
| $20 / 52$ | 2,4 |  |  |  |  |
| SD_CLK clock low time—Full-speed/High-speed mode | $\mathrm{t}_{\text {SHSCKL }}$ | $10 / 7$ | - | ns | 4 |
| SD_CLK clock high time—Full-speed/High-speed mode | $\mathrm{t}_{\text {SHSCKH }}$ | $10 / 7$ | - | ns | 4 |
| SD_CLK clock rise and fall times | $\mathrm{t}_{\text {SHSCKR/ }}$ <br> $\mathrm{t}_{\text {SHSCKF }}$ | - | 3 | ns | 4 |
| Input setup times: SD_CMD, SD_DATx, SD_CD to SD_CLK | $\mathrm{t}_{\text {SHSIVKH }}$ | 5 | - | ns | 4 |
| Input hold times: SD_CMD, SD_DATx, SD_CD to SD_CLK | $\mathrm{t}_{\text {SHSIXKH }}$ | 2.5 | - | ns | 3,4 |
| Output delay time: SD_CLK to SD_CMD, SD_DATx valid | $\mathrm{t}_{\text {SHSKHOV }}$ | -3 | 3 | ns | 4 |

## Notes:

1. The symbols used for timing specifications herein follow the pattern of $t_{\text {(first three letters of functional block)(signal)(state) (reference)(state) }}$ for inputs and $\mathrm{t}_{\text {(first three letters of functional block)(reference)(state)(signal)(state) }}$ for outputs. For example, $\mathrm{t}_{\text {FHSKHOV }}$ symbolizes eSDHC high-speed mode device timing (SHS) clock reference $(\mathrm{K})$ going to the high $(\mathrm{H})$ state, with respect to the output (O) reaching the invalid state $(X)$ or output hold time. Note that in general, the clock reference symbol is based on five letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
2. In full-speed mode, the clock frequency value can be $0-25 \mathrm{MHz}$ for an SD/SDIO card and $0-20 \mathrm{MHz}$ for an MMC card. In high-speed mode, the clock frequency value can be $0-50 \mathrm{MHz}$ for an SD/SDIO card and $0-52 \mathrm{MHz}$ for an MMC card.
3. To satisfy setup timing, the delay difference between clock input and cmd/data input must not exceed 2 ns .
4. $\mathrm{C}_{\mathrm{CARD}} \leq 10 \mathrm{pF}$, (1 card), and $\mathrm{C}_{\mathrm{L}}=\mathrm{C}_{\mathrm{BUS}}+\mathrm{C}_{\mathrm{HOST}}+\mathrm{C}_{\mathrm{CARD}} \leq 40 \mathrm{pF}$

Figure 25 provides the eSDHC clock input timing diagram.


Figure 25. eSDHC Clock Input Timing Diagram
Figure 26 provides the data and command input/output timing diagram.

$\mathrm{VM}=$ Midpoint Voltage $\left(\mathrm{OV}_{\mathrm{DD}} / 2\right)$
Figure 26. eSDHC Data and Command Input/Output Timing Diagram Referenced to Clock

### 2.16 Programmable Interrupt Controller (PIC) Specifications

This section describes the DC and AC electrical specifications for the programmable interrupt controller (PIC).

### 2.16.1 PIC DC specifications

Table 52 provides the DC electrical characteristics for the PIC interface.
Table 52. PIC DC Electrical Characteristics
For recommended operating conditions, see Table 3.

| Parameter | Symbol | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2 | - | V | 1 |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | 0.8 | V | 1 |
| Input current $\left(\mathrm{OV}_{\mathrm{IN}}=0 \mathrm{~V}\right.$ or $\left.\mathrm{OV} \mathrm{IN}=\mathrm{OV}_{\mathrm{DD}}\right)$ | $\mathrm{I}_{\mathrm{IN}}$ | - | $\pm 40$ | $\mu \mathrm{~A}$ | 2 |
| Output high voltage $\left(\mathrm{OV}_{\mathrm{DD}}=\min , \mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 | - | V | - |

## Electrical Characteristics

Table 52. PIC DC Electrical Characteristics (continued)
For recommended operating conditions, see Table 3.

| Parameter | Symbol | Min | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output low voltage $\left(\mathrm{OV}_{\mathrm{DD}}=\min , \mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.4 | V | - |

## Note:

1. The min $\mathrm{V}_{\mathrm{IL}}$ and $\max \mathrm{V}_{\mathrm{IH}}$ values are based on the min and max $O V_{I N}$ respective values found in Table 3.
2. The symbol $\mathrm{OV}_{\mathbb{I N}}$, in this case, represents the $\mathrm{OV}_{\mathbb{I N}}$ symbol referenced in Table 3.

### 2.16.2 PIC AC Timing Specifications

Table 53 provides the PIC input and output AC timing specifications.
Table 53. PIC Input AC Timing Specifications
At recommended operating conditions at Table 3.

| Characteristic | Symbol | Min | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PIC inputs-minimum pulse width | t $_{\text {PIWID }}$ | 3 | - | SYSCLKs | 1 |

## Note:

1. PIC inputs and outputs are asynchronous to any visible clock. PIC outputs should be synchronized before use by any external synchronous logic. PIC inputs are required to be valid for at least $t_{\text {PIWID }}$ ns to ensure proper operation when working in edge triggered mode

### 2.17 JTAG Controller

This section describes the DC and AC electrical specifications for the IEEE 1149.1 (JTAG) interface.

### 2.17.1 JTAG DC Electrical Characteristics

Table 54 provides the JTAG DC electrical characteristics.
Table 54. JTAG DC Electrical Characteristics
For recommended operating conditions, see Table 3.

| Parameter | Symbol | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2 | - | V | 1 |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | 0.8 | V | 1 |
| Input current $\left(\mathrm{OV}_{\mathrm{IN}}=0\right.$ V or $\left.\mathrm{OV} \mathrm{IN}_{\mathrm{IN}}=\mathrm{OV}_{\mathrm{DD}}\right)$ | $\mathrm{I}_{\mathrm{IN}}$ | - | $\pm 40$ | $\mu \mathrm{~A}$ | 2 |
| Output high voltage $\left(\mathrm{OV}_{\mathrm{DD}}=\min , \mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 | - | V | - |
| Output low voltage $\left(\mathrm{OV}_{\mathrm{DD}}=\min , \mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.4 | V | - |

## Note:

1. The min $\mathrm{V}_{\mathrm{IL}}$ and $\max \mathrm{V}_{\mathrm{IH}}$ values are based on the respective min and max $O V_{I N}$ values found in Table 3.
2. The symbol $\mathrm{V}_{\mathbb{I N}}$, in this case, represents the $\mathrm{OV}_{\mathbb{I N}}$ symbol found in Figure 3.

### 2.17.2 JTAG AC Timing Specifications

Table 55 provides the JTAG AC timing specifications as defined in Figure 27 through Figure 30.
Table 55. JTAG AC Timing Specifications
For recommended operating conditions, see Table 3

| Parameter | Symbol $^{\mathbf{1}}$ | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| JTAG external clock frequency of operation | $\mathrm{f}_{\text {JTG }}$ | 0 | 33.3 | MHz | - |
| JTAG external clock cycle time | $\mathrm{t}_{\text {JTG }}$ | 30 | - | ns | - |
| JTAG external clock pulse width measured at 1.4 V | $\mathrm{t}_{\text {JTKHKL }}$ | 15 | - | ns | - |
| JTAG external clock rise and fall times | $\mathrm{t}_{\text {JTGR }} / \mathrm{t}_{\text {JTGF }}$ | 0 | 2 | ns | - |
| TRST assert time | $\mathrm{t}_{\text {TRST }}$ | 25 | - | ns | 2 |
| Input setup times | $\mathrm{t}_{\text {JTDVKH }}$ | 4 | - | ns | - |
| Input hold times | $\mathrm{t}_{\text {JTDXKH }}$ | 10 | - | ns | - |
| Output valid times | $\mathrm{t}_{\text {JTKLDV }}$ | - | 10 | ns | 3 |
| Output hold times | $\mathrm{t}_{\text {JTKLDX }}$ | 0 | - | ns | 3 |

## Notes:

1. The symbols used for timing specifications follow the pattern $t_{\text {(first two letters of functional block)(signal)(state)(reference)(state) }}$ for inputs and $\mathrm{t}_{\text {(first }}$ two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, $\mathrm{t}_{\mathrm{JTDVKH}}$ symbolizes JTAG device timing $(\mathrm{JT})$ with respect to the time data input signals (D) reaching the valid state $(\mathrm{V})$ relative to the $\mathrm{t}_{\mathrm{JTG}}$ clock reference (K) going to the high $(\mathrm{H})$ state or setup time. Also, $\mathrm{t}_{\text {JTDXKH }}$ symbolizes JTAG timing (JT) with respect to the time data input signals (D) reaching the invalid state $(\mathrm{X})$ relative to the $\mathrm{t}_{\mathrm{JTG}}$ clock reference $(\mathrm{K})$ going to the high $(\mathrm{H})$ state. Note that in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
2. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
3. All outputs are measured from the midpoint voltage of the falling edge of $\mathrm{t}_{\mathrm{TCLK}}$ to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive $50-\Omega$ load. Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.

Figure 27 provides the AC test load for TDO and the boundary-scan outputs of the device.


Figure 27. AC Test Load for the JTAG Interface
Figure 28 provides the JTAG clock input timing diagram.


Figure 28. JTAG Clock Input Timing Diagram

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Electrical Characteristics

Figure 29 provides the $\overline{\text { TRST }}$ timing diagram.

TRST


Figure 29. TRST Timing Diagram
Figure 30 provides the boundary-scan timing diagram.


Figure 30. Boundary-Scan Timing Diagram

## $2.18 \quad \mathrm{I}^{2} \mathrm{C}$

This section describes the DC and AC electrical characteristics for the $\mathrm{I}^{2} \mathrm{C}$ interface.

### 2.18.1 $\quad I^{2} \mathrm{C}$ DC Electrical Characteristics

Table 56 provides the DC electrical characteristics for the $\mathrm{I}^{2} \mathrm{C}$ interfaces.
Table 56. $I^{2} \mathrm{C}$ DC Electrical Characteristics
For recommended operating conditions, see Table 3.

| Parameter | Symbol | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2 | - | V | 1 |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | 0.8 | V | 1 |
| Output low voltage $\left(\mathrm{OV}_{\mathrm{DD}}=\min , \mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OL}}$ | 0 | 0.4 | V | 2 |

Table 56. ${ }^{2}$ C DC Electrical Characteristics (continued)
For recommended operating conditions, see Table 3.

| Parameter | Symbol | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Pulse width of spikes which must be suppressed by the input filter | $\mathrm{t}_{12 K H K L}$ | 0 | 50 | ns | 3 |
| Input current each I/O pin (input voltage is between $0.1 \times \mathrm{OV}_{\mathrm{DD}}$ and <br> $0.9 \times \mathrm{OV}_{\mathrm{DD}}$ (max) | $\mathrm{I}_{I}$ | -40 | 40 | $\mu \mathrm{~A}$ | 4 |
| Capacitance for each I/O pin | $\mathrm{C}_{\mathrm{l}}$ | - | 10 | pF | - |

## Notes:

1. The min $\mathrm{V}_{\mathrm{IL}}$ and $\max \mathrm{V}_{\mathrm{IH}}$ values are based on the respective min and max $O V_{I N}$ values found in Table 3.
2. Output voltage (open drain or open collector) condition $=3 \mathrm{~mA}$ sink current.
3. Refer to the P4080 QorIQ Integrated Multicore Communication Processor Family Reference Manual for information about the digital filter used.
4. $I / O$ pins obstruct the SDA and SCL lines if $O V_{D D}$ is switched off.

### 2.18.2 $\quad I^{2} C$ AC Electrical Specifications

Table 57 provides the AC timing parameters for the $\mathrm{I}^{2} \mathrm{C}$ interfaces.

## Table 57. ${ }^{2} \mathrm{C}$ AC Timing Specifications

For recommended operating conditions, see Table 3.

| Parameter | Symbol ${ }^{1}$ | Min | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SCL clock frequency | $\mathrm{f}_{\mathrm{I} 2 \mathrm{C}}$ | 0 | 400 | kHz | 2 |
| Low period of the SCL clock | $\mathrm{t}_{\mathrm{I} 2 \mathrm{CL}}$ | 1.3 | - | $\mu \mathrm{s}$ | - |
| High period of the SCL clock | $\mathrm{t}_{12 \mathrm{CH}}$ | 0.6 | - | $\mu \mathrm{s}$ | - |
| Setup time for a repeated START condition | $\mathrm{t}_{\text {I2SVKH }}$ | 0.6 | - | $\mu \mathrm{s}$ | - |
| Hold time (repeated) START condition (after this period, the first clock pulse is generated) | $\mathrm{t}_{\text {I2SXKL }}$ | 0.6 | - | $\mu \mathrm{s}$ | - |
| Data setup time | $\mathrm{t}_{12 \mathrm{DVKH}}$ | 100 | - | ns | - |
| Data input hold time: <br> CBUS compatible masters ${ }^{2} \mathrm{C}$ bus devices | $\mathrm{t}_{12 \mathrm{DXKL}}$ | $\overline{0}$ | - | $\mu \mathrm{s}$ | 3 |
| Data output delay time | $\mathrm{t}_{120 \mathrm{VKL}}$ | - | 0.9 | $\mu \mathrm{s}$ | 4 |
| Setup time for STOP condition | $\mathrm{t}_{\text {I2PVKH }}$ | 0.6 | - | $\mu \mathrm{S}$ | - |
| Bus free time between a STOP and START condition | $\mathrm{t}_{12 \mathrm{KHDX}}$ | 1.3 | - | $\mu \mathrm{s}$ | - |

## Electrical Characteristics

Table 57. $1^{2} \mathrm{C}$ AC Timing Specifications (continued)
For recommended operating conditions, see Table 3.

| Parameter | Symbol $^{\mathbf{1}}$ | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Noise margin at the LOW level for each connected device <br> (including hysteresis) | $\mathrm{V}_{\mathrm{NL}}$ | $0.1 \times \mathrm{OV}_{\mathrm{DD}}$ | - | V | - |
| Noise margin at the HIGH level for each connected device <br> (including hysteresis) | $\mathrm{V}_{\mathrm{NH}}$ | $0.2 \times \mathrm{OV}_{\mathrm{DD}}$ | - | V | - |
| Capacitive load for each bus line | Cb | - | 400 | pF | - |

## Notes:

1. The symbols used for timing specifications herein follow the pattern $t_{\text {(first two letters of functional block)(signal)(state)(reference)(state) }}$ for inputs and $\mathrm{t}_{\text {(first two letters of functional block)(reference)(state)(signal)(state) }}$ for outputs. For example, $\mathrm{t}_{12 \mathrm{DVKH}}$ symbolizes $\mathrm{I}^{2} \mathrm{C}$ timing (I2) with respect to the time data input signals $(\mathrm{D})$ reaching the valid state $(\mathrm{V})$ relative to the $\mathrm{t}_{\mathrm{I} 2 \mathrm{C}}$ clock reference $(\mathrm{K})$ going to the high $(\mathrm{H})$ state or setup time. Also, $\mathrm{t}_{\mathrm{I} 2 S X K L}$ symbolizes $\mathrm{I}^{2} \mathrm{C}$ timing (I2) for the time that the data with respect to the START condition (S) went invalid $(X)$ relative to the $\mathrm{t}_{12 \mathrm{C}}$ clock reference ( K ) going to the low ( L ) state or hold time. Also, $\mathrm{t}_{12 \mathrm{PVKH}}$ symbolizes $\mathrm{I}^{2} \mathrm{C}$ timing (I2) for the time that the data with respect to the STOP condition ( P ) reaches the valid state $(\mathrm{V})$ relative to the $t_{12 C}$ clock reference $(\mathrm{K})$ going to the high $(\mathrm{H})$ state or setup time.
2. The requirements for $I^{2} \mathrm{C}$ frequency calculation must be followed. Refer to Freescale application note AN2919, "Determining the $I^{2} \mathrm{C}$ Frequency Divider Ratio for SCL."
3. As a transmitter, the device provides a delay time of at least 300 ns for the SDA signal (referred to the $\mathrm{V}_{\mathrm{IHmin}}$ of the SCL signal) to bridge the undefined region of the falling edge of SCL to avoid unintended generation of a START or STOP condition. When the P4080 acts as the $1^{2} \mathrm{C}$ bus master while transmitting, it drives both SCL and SDA. As long as the load on SCL and SDA are balanced, the P4080 does not generate an unintended START or STOP condition. Therefore, the 300 ns SDA output delay time is not a concern. If, under some rare condition, the 300 ns SDA output delay time is required for the P4080 as transmitter, refer to application note AN2919, "Determining the $\mathrm{I}^{2} \mathrm{C}$ Frequency Divider Ratio for SCL."
4. The maximum $\mathrm{t}_{\mathrm{I} 20 \mathrm{VKL}}$ has to be met only if the device does not stretch the LOW period ( $\mathrm{t}_{\mathrm{I} 2 \mathrm{CL}}$ ) of the SCL signal.

Figure 31 provides the AC test load for the $\mathrm{I}^{2} \mathrm{C}$.


Figure 31. $I^{2} \mathrm{C}$ AC Test Load
Figure 32 shows the AC timing diagram for the $\mathrm{I}^{2} \mathrm{C}$ bus.


Figure 32. $I^{2} \mathrm{C}$ Bus AC Timing Diagram

### 2.19 GPIO

This section describes the DC and AC electrical characteristics for the GPIO interface. GPIO[0:29] operate at $\mathrm{OV}_{\mathrm{DD}}=3.3 \mathrm{~V}$, while GPIO[30:31] operate at $\mathrm{LV}_{\mathrm{DD}}$. Refer to Table 1.

### 2.19.1 GPIO DC Electrical Characteristics

Table 58 provides the DC electrical characteristics for GPIO pins operating at $L V_{D D}$ or $\mathrm{OV}_{\mathrm{DD}}=3.3 \mathrm{~V}$.
Table 58. GPIO DC Electrical Characteristics (3.3 V)
For recommended operating conditions, see Table 3.

| Parameter | Symbol | Min | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2 | - | V | 1 |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | 0.8 | V | 1 |
| Input current $\left(\mathrm{OV}_{\mathrm{IN}}=0 \mathrm{~V}\right.$ or $\left.\mathrm{OV}_{\mathrm{IN}}=\mathrm{OV}_{\mathrm{DD}}\right)$ | $\mathrm{I}_{\mathrm{IN}}$ | - | $\pm 40$ | $\mu \mathrm{~A}$ | 2 |
| Output high voltage $\left(\mathrm{OV}_{\mathrm{DD}}=\min , \mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 | - | V | - |
| Output low voltage $\left(\mathrm{OV}_{\mathrm{DD}}=\min , \mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.4 | V | - |

## Note:

1. The min $\mathrm{V}_{I L}$ and $\max \mathrm{V}_{I H}$ values are based on the min and $\max O V_{I N}$ respective values found in Table 3.
2. The symbol $\mathrm{V}_{\mathrm{IN}}$, in this case, represents the $\mathrm{OV}_{\mathrm{IN}}$ symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

Table 59 provides the DC electrical characteristics for GPIO pins operating at $\mathrm{LV}_{\mathrm{DD}}=2.5 \mathrm{~V}$.
Table 59. GPIO DC Electrical Characteristics (2.5 V)
For recommended operating conditions, see Table 3.

| Parameter | Symbol | Min | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | 1.7 | - | V | 1 |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | 0.7 | V | 1 |
| Input current ( $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{IN}}=\mathrm{LV} \mathrm{DD}^{\text {) }}$ | 1 IN | - | $\pm 40$ | $\mu \mathrm{A}$ | 2 |
| Output high voltage $\left(\mathrm{LV}_{\mathrm{DD}}=\min , \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.0 | - | V | - |
| Output low voltage $\left(\mathrm{LV}_{\mathrm{DD}}=\mathrm{min}, \mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.4 | V | - |

## Note:

1. The $\min V_{I L}$ and $\max V_{I H}$ values are based on the respective min and max $L V_{I N}$ values found in Table 3.
2. The symbol $\mathrm{V}_{\mathrm{IN}}$, in this case, represents the LV IN symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

## Electrical Characteristics

Table 60 provides the DC electrical characteristics for GPIO pins operating at $\mathrm{LV}_{\mathrm{DD}}=1.8 \mathrm{~V}$.
Table 60. GPIO DC Electrical Characteristics (1.8 V)
For recommended operating conditions, see Table 3.

| Parameter | Symbol | Min | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | 1.25 | - | V | 1 |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | 0.6 | V | 1 |
| Input current ( $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ or $\left.\mathrm{V}_{\text {IN }}=\mathrm{LV}_{\mathrm{DD}}\right)$ | IN | - | $\pm 40$ | $\mu \mathrm{A}$ | 2 |
| Output high voltage $\left(\mathrm{LV} \mathrm{~V}_{\mathrm{DD}}=\mathrm{min}, \mathrm{I}_{\mathrm{OH}}=-0.5 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OH}}$ | 1.35 | - | V | - |
| Output low voltage $\left(\mathrm{LV}_{\mathrm{DD}}=\mathrm{min}, \mathrm{I}_{\mathrm{OL}}=0.5 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.4 | V | - |

## Note:

1. The $\min \mathrm{V}_{I L}$ and $\max \mathrm{V}_{I H}$ values are based on the respective min and max LV IN values found in Table 3.
2. The symbol $\mathrm{V}_{\mathrm{IN}}$, in this case, represents the $\mathrm{LV} \mathrm{V}_{\mathrm{IN}}$ symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

### 2.19.2 GPIO AC Timing Specifications

Table 61 provides the GPIO input and output AC timing specifications.
Table 61. GPIO Input AC Timing Specifications
For recommended operating conditions, see Table 3.

| Parameter | Symbol | Min | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: |
| GPIO inputs—minimum pulse width | $\mathrm{t}_{\text {PIWID }}$ | 20 | ns | 1 |

## Notes:

1. GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs should be synchronized before use by any external synchronous logic. GPIO inputs are required to be valid for at least $t_{\text {PIWID }}$ to ensure proper operation.

Figure 33 provides the AC test load for the GPIO.


Figure 33. GPIO AC Test Load

### 2.20 High-Speed Serial Interfaces (HSSI)

The P4080 features a Serializer/Deserializer (SerDes) interface to be used for high-speed serial interconnect applications. The SerDes interface can be used for PCI Express, Serial RapidIO, XAUI, Aurora and SGMII data transfers.

This section describes the common portion of SerDes DC electrical specifications: the DC requirement for SerDes reference clocks. The SerDes data lane's transmitter (Tx) and receiver ( Rx ) reference circuits are also shown.

### 2.20.1 Signal Terms Definition

The SerDes utilizes differential signaling to transfer data across the serial link. This section defines terms used in the description and specification of differential signals.

Figure 34 shows how the signals are defined. For illustration purposes only, one SerDes lane is used in the description. Figure 34 shows the waveform for either a transmitter output (SD_TXn and $\overline{\text { SD_TXn }}$ ) or a receiver input (SD_RXn and $\overline{\text { SD_RXn }}$ ). Each signal swings between $A$ volts and $B$ volts where $A>B$.


Figure 34. Differential Voltage Definitions for Transmitter or Receiver
Using this waveform, the definitions are as shown in the following list. To simplify the illustration, the definitions assume that the SerDes transmitter and receiver operate in a fully symmetrical differential signaling environment:
Single-Ended Swing The transmitter output signals and the receiver input signals SD_TXn, $\overline{\mathrm{SD}}$ _TXn, SD_RXn and $\overline{\text { SD_RXn }}$ each have a peak-to-peak swing of A - B volts. This is also referred as each signal wire's single-ended swing.
Differential Output Voltage, $\mathbf{V}_{\text {OD }}$ (or Differential Output Swing):
The differential output voltage (or swing) of the transmitter, $\mathrm{V}_{\mathrm{OD}}$, is defined as the difference of the two complimentary output voltages: $\mathrm{V}_{\mathrm{SD}_{-} \mathrm{TX} n}-\mathrm{V}_{\overline{\mathrm{SD}} \mathbf{- T X n}}$. The $\mathrm{V}_{\mathrm{OD}}$ value can be either positive or negative.

## Differential Input Voltage, $\mathbf{V}_{\text {ID }}$ (or Differential Input Swing):

The differential input voltage (or swing) of the receiver, $\mathrm{V}_{\mathrm{ID}}$, is defined as the difference of the two complimentary input voltages: $\mathrm{V}_{\mathrm{SD} \_\mathrm{RX} n}-\mathrm{V}_{\overline{\mathrm{SD}} \mathrm{RXX}^{\prime}}$. The $\mathrm{V}_{\mathrm{ID}}$ value can be either positive or negative.

## Differential Peak Voltage, $V_{\text {DIFFp }}$

The peak value of the differential transmitter output signal or the differential receiver input signal is defined as the differential peak voltage, $\mathrm{V}_{\text {DIFFp }}=|\mathrm{A}-\mathrm{B}|$ volts.

## Differential Peak-to-Peak, $V_{\text {DIFFp-p }}$

Since the differential output signal of the transmitter and the differential input signal of the receiver each range from $\mathrm{A}-\mathrm{B}$ to - $(\mathrm{A}-\mathrm{B})$ volts, the peak-to-peak value of the differential transmitter output signal or the differential receiver input signal is defined as differential peak-to-peak voltage, $V_{\text {DIFFp-p }}=2 \times V_{\text {DIFFp }}=2 \times|(A-B)|$ volts, which is twice the differential swing in amplitude, or twice of the differential peak. For example, the output differential peak-peak voltage can also be calculated as $\mathrm{V}_{\text {TX-DIFFp-p }}=2 \times\left|\mathrm{V}_{\mathrm{OD}}\right|$.

## Differential Waveform

The differential waveform is constructed by subtracting the inverting signal ( $\overline{\mathrm{SD} \_\mathrm{TX} n}$, for example) from the non-inverting signal ( $\overline{\mathrm{SD} \_\mathrm{TX} n}$, for example) within a differential pair. There is only one signal trace curve in a differential waveform. The voltage represented in the differential waveform is not referenced to ground. Refer to Figure 39 as an example for differential waveform.

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Electrical Characteristics

## Common Mode Voltage, $\mathbf{V}_{\mathbf{c m}}$

The common mode voltage is equal to half of the sum of the voltages between each conductor of a balanced interchange circuit and ground. In this example, for SerDes output,
$\mathrm{V}_{\mathrm{cm} \_ \text {out }}=\left(\mathrm{V}_{\mathrm{SD}_{-} \mathrm{TX} n}+\mathrm{V}_{\overline{\mathrm{SD} \_\mathrm{TX} n}}\right) \div 2=(\mathrm{A}+\mathrm{B}) \div 2$, which is the arithmetic mean of the two complimentary output voltages within a differential pair. In a system, the common mode voltage may often differ from one component's output to the other's input. It may be different between the receiver input and driver output circuits within the same component. It is also referred to as the DC offset on some occasions.

To illustrate these definitions using real values, consider the example of a current mode logic (CML) transmitter that has a common mode voltage of 2.25 V and outputs, TD and $\overline{\mathrm{TD}}$. If these outputs have a swing from 2.0 V to 2.5 V , the peak-to-peak voltage swing of each signal (TD or $\overline{\mathrm{TD}}$ ) is 500 mV p-p, which is referred to as the single-ended swing for each signal. Because the differential signaling environment is fully symmetrical in this example, the transmitter output's differential swing $\left(\mathrm{V}_{\mathrm{OD}}\right)$ has the same amplitude as each signal's single-ended swing. The differential output signal ranges between 500 mV and -500 mV . In other words, $\mathrm{V}_{\mathrm{OD}}$ is 500 mV in one phase and -500 mV in the other phase. The peak differential voltage $\left(\mathrm{V}_{\text {DIFFp }}\right)$ is 500 mV . The peak-to-peak differential voltage $\left(\mathrm{V}_{\text {DIFFp-p }}\right)$ is 1000 mV p-p.

### 2.20.2 SerDes Reference Clocks

The SerDes reference clock inputs are applied to an internal PLL whose output creates the clock used by the corresponding SerDes lanes. The SerDes reference clocks inputs are SD_REF_CLK1 and SD_REF_CLK1 for SerDes bank1, SD_REF_CLK3 and SD_REF_CLK3 for SerDes banks 2 and 3.

## NOTE

SerDes bank 2 is driven internally by SD_REF_CLK3 and bank 3's PLL. SD_REF_CLK2 continues to clock internal logic for bank 2 and therefore, SD_REF_CLK2 and $\overline{\text { SD_REF_CLK2 }}$ are still required when bank 2 is enabled. SD_REF_CLK3 is required when either bank 2 or bank 3 are enabled.

SerDes banks 1-3 may be used for various combinations of the following IP blocks based on the RCW Configuration field SRDS_PRTCL:

- SerDes bank 1: PEX1/2/3, sRIO1/2, SGMII, Aurora.
- SerDes bank 2: PEX3, SGMII, or XAUI.
- SerDes bank 3: SGMII, or XAUI.

The following sections describe the SerDes reference clock requirements and provide application information.

### 2.20.2.1 SerDes Reference Clock Receiver Characteristics

Figure 35 shows a receiver reference diagram of the SerDes reference clocks.


Figure 35. Receiver of SerDes Reference Clocks
The characteristics of the clock signals are as follows:

- The SerDes transceivers core power supply voltage requirements ( $\mathrm{SV}_{\mathrm{DD}}$ ) are as specified in Section 2.1.2, "Recommended Operating Conditions."
- The SerDes reference clock receiver reference circuit structure is as follows:
— The SD_REF_CLKn and $\overline{\text { SD_REF_CLKn }}$ are internally AC-coupled differential inputs as shown in Figure 35. Each differential clock input (SD_REF_CLKn or SD_REF_CLKn $)$ has on-chip 50- $\Omega$ termination to SGND followed by on-chip AC-coupling.
- The external reference clock driver must be able to drive this termination.
- The SerDes reference clock input can be either differential or single-ended. Refer to the differential mode and single-ended mode descriptions below for detailed requirements.
- The maximum average current requirement also determines the common mode voltage range.
- When the SerDes reference clock differential inputs are DC coupled externally with the clock driver chip, the maximum average current allowed for each input pin is 8 mA . In this case, the exact common mode input voltage is not critical as long as it is within the range allowed by the maximum average current of 8 mA because the input is AC-coupled on-chip.
- This current limitation sets the maximum common mode input voltage to be less than $0.4 \mathrm{~V}(0.4 \mathrm{~V} \div 50=8 \mathrm{~mA})$ while the minimum common mode input level is 0.1 V above SGND. For example, a clock with a 50/50 duty cycle can be produced by a clock driver with output driven by its current source from 0 mA to $16 \mathrm{~mA}(0-0.8 \mathrm{~V})$, such that each phase of the differential input has a single-ended swing from 0 V to 800 mV with the common mode voltage at 400 mV .
- If the device driving the SD_REF_CLKn and $\overline{\text { SD_REF_CLKn }}$ inputs cannot drive $50 \Omega$ to SGND DC or the drive strength of the clock driver chip exceeds the maximum input current limitations, it must be AC-coupled off-chip.
- The input amplitude requirement is described in detail in the following sections.


### 2.20.2.2 DC Level Requirement for SerDes Reference Clocks

The DC level requirement for the SerDes reference clock inputs is different depending on the signaling mode used to connect the clock driver chip and SerDes reference clock inputs, as described below:

- Differential Mode
- The input amplitude of the differential clock must be between 400 mV and 1600 mV differential peak-peak (or between 200 mV and 800 mV differential peak). In other words, each signal wire of the differential pair must have


## Electrical Characteristics

a single-ended swing of less than 800 mV and greater than 200 mV . This requirement is the same for both external DC-coupled or AC-coupled connection.

- For an external DC-coupled connection, as described in Section 2.20.2.1, "SerDes Reference Clock Receiver Characteristics," the maximum average current requirements sets the requirement for average voltage (common mode voltage) as between 100 mV and 400 mV . Figure 36 shows the SerDes reference clock input requirement for DC-coupled connection scheme.

SD_REF_CLKn
200 mV < Input Amplitude or Differential Peak < 800 mV
200 mV < Input Amplitude or Diferenial Peak < 800 mV


Figure 36. Differential Reference Clock Input DC Requirements (External DC-Coupled)

- For an external AC-coupled connection, there is no common mode voltage requirement for the clock driver. Because the external AC-coupling capacitor blocks the DC level, the clock driver and the SerDes reference clock receiver operate in different common mode voltages. The SerDes reference clock receiver in this connection scheme has its common mode voltage set to SGND. Each signal wire of the differential inputs is allowed to swing below and above the common mode voltage (SGND). Figure 37 shows the SerDes reference clock input requirement for AC-coupled connection scheme.


Figure 37. Differential Reference Clock Input DC Requirements (External AC-Coupled)

- Single-Ended Mode
- The reference clock can also be single-ended. The SD_REF_CLKn input amplitude (single-ended swing) must be between 400 mV and 800 mV peak-peak (from $\mathrm{V}_{\mathrm{MIN}}$ to $\mathrm{V}_{\mathrm{MAX}}$ ) with $\overline{\text { SD_REF_CLKn }}$ either left unconnected or tied to ground.
- The SD_REF_CLKn input average voltage must be between 200 and 400 mV . Figure 38 shows the SerDes reference clock input requirement for single-ended signaling mode.
- To meet the input amplitude requirement, the reference clock inputs may need to be DC- or AC-coupled externally. For the best noise performance, the reference of the clock could be DC- or AC-coupled into the unused phase ( $\overline{\mathrm{SD}}$ _REF_CLKn ) through the same source impedance as the clock input (SD_REF_CLKn) in use.


Figure 38. Single-Ended Reference Clock Input DC Requirements

### 2.20.2.3 AC Requirements for SerDes Reference Clocks

Table 62 lists AC requirements for the PCI Express, SGMII, Serial RapidIO and Aurora SerDes reference clocks to be guaranteed by the customer's application design.

Table 62. SD_REF_CLK $n$ and SD_REF_CLKn Input Clock Requirements
At recommended operating conditions with $\mathrm{SV}_{\mathrm{DD}}=1.0 \mathrm{~V}$.

| Parameter | Symbol | Min | Typ | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD_REF_CLK/\SD_REF_CLK frequency range | ${ }^{\text {t CLK_REF }}$ | - | 100/125 | - | MHz | 1 |
| SD_REF_CLK/SD_REF_CLK clock frequency tolerance | ${ }^{\text {t CLK_TOL }}$ | -350 | - | 350 | ppm | - |
| SD_REF_CLK/SD_REF_CLK reference clock duty cycle (measured at 1.6 V ) | $\mathrm{t}_{\text {CLK_DUTY }}$ | 40 | 50 | 60 | \% | - |
| SD_REF_CLK/이_REF_CLK max deterministic peak-peak jitter at $10^{-6}$ BER | tCLK_DJ | - | - | 42 | ps | - |
| SD_REF_CLK/SD_REF_CLK total reference clock jitter at $10^{-6}$ BER (peak-to-peak jitter at refClk input) | ${ }_{\text {t CLK_TJ }}$ | - | - | 86 | ps | 2 |
| SD_REF_CLK/SD_REF_CLK rising/falling edge rate | $\mathrm{t}_{\text {CLKRR } /{ }^{\text {t }} \text { CLKFR }}$ | 1 | - | 4 | V/ns | 3 |
| Differential input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | 200 | - | - | mV | 4 |
| Differential input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | - | -200 | mV | 4 |
| Rising edge rate (SD_REF_CLKn) to falling edge rate (SD_REF_CLKn) matching | Rise-Fall Matching | - | - | 20 | \% | 5,6 |

## Notes:

1. Caution: Only 100 and 125 have been tested. In-between values do not work correctly with the rest of the system.
2. Limits from PCI Express CEM Rev 2.0
3. Measured from -200 mV to +200 mV on the differential waveform (derived from SD_REF_CLK $n$ minus $\overline{\text { SD_REF_CLK } n}$ ). The signal must be monotonic through the measurement region for rise and fall time. The 400 mV measurement window is centered on the differential zero crossing. See Figure 39.
4. Measurement taken from differential waveform
5. Measurement taken from single-ended waveform
6. Matching applies to rising edge for SD_REF_CLK $n$ and falling edge rate for $\overline{\text { SD_REF_CLK } n}$. It is measured using a 200 mV window centered on the median cross point where SD_REF_CLK $n$ rising meets SD_REF_CLK $n$ falling. The median cross point is used to calculate the voltage thresholds that the oscilloscope uses for the edge rate calculations. The rise edge rate of SD_REF_CLK $n$ should be compared to the fall edge rate of $\mathrm{SD}_{-}$REF_CLK $n$, the maximum allowed difference should not exceed $20 \%$ of the slowest edge rate. See Figure 40.

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Electrical Characteristics



Figure 39. Differential Measurement Points for Rise and Fall Time


Figure 40. Single-Ended Measurement Points for Rise and Fall Time Matching

### 2.20.2.4 Spread Spectrum Clock

SD_REF_CLK1/SD_REF_CLK1 were designed to work with a spread spectrum clock ( +0 to $0.5 \%$ spreading at $30-33 \mathrm{kHz}$ rate is allowed), assuming both ends have same reference clock. For better results, a source without significant unintended modulation should be used.

SD_REF_CLK2/SD_REF_CLK2 were designed to work with a spread spectrum clock ( +0 to $0.5 \%$ spreading at $30-33 \mathrm{kHz}$ rate is allowed), assuming both ends have same reference clock and the industry protocol specifications supports it. For better results, a source without significant unintended modulation should be used.
SD_REF_CLK3/SD_REF_CLK3 are not intended to be used with, and should not be clocked by, a spread spectrum clock source.

### 2.20.3 SerDes Transmitter and Receiver Reference Circuits

Figure 41 shows the reference circuits for SerDes data lane's transmitter and receiver.


SD_RXn


Figure 41. SerDes Transmitter and Receiver Reference Circuits
The DC and AC specification of SerDes data lanes are defined in each interface protocol section below based on the application usage:

- Section 2.20.4, "PCI Express"
- Section 2.20.5, "Serial RapidIO (sRIO)"
- Section 2.20.6, "XAUI"
- Section 2.20.7, "Aurora"
- Section 2.20.8, "SGMII Interface"

Note that external AC-coupling capacitor is required for the above serial transmission protocols per the protocol's standard requirements.

### 2.20.4 PCI Express

This section describes the clocking dependencies, DC and AC electrical specifications for the PCI Express bus.

### 2.20.4.1 Clocking Dependencies

The ports on the two ends of a link must transmit data at a rate that is within 600 parts per million (ppm) of each other at all times. This is specified to allow bit rate clock sources with a $\pm 300 \mathrm{ppm}$ tolerance.

### 2.20.4.2 PCI Express Clocking Requirements for SD_REF_CLKn and SD_REF_CLK $\boldsymbol{n}$

This section specifies PCI Express requirements for SD_REF_CLKn and $\overline{\text { SD_REF_CLKn }}$, where $n=[1-3]$. SerDes banks 1-2 may be used for various SerDes PCI Express configurations based on the RCW Configuration field SRDS_PRTCL. PCI Express is not supported on SerDes bank 3. ,SD_REF_CLK3 and $\overline{\text { SD_REF_CLK3 }}$ must be supplied to use PCI Express on SerDes bank 2.

For more information on these specifications, see Section 2.20.2, "SerDes Reference Clocks."

### 2.20.4.3 PCI Express DC Physical Layer Specifications

This section contains the DC specifications for the physical layer of PCI Express on this device.

## Electrical Characteristics

### 2.20.4.3.1 PCI Express DC Physical Layer Transmitter Specifications

This section discusses the PCI Express DC physical layer transmitter specifications for $2.5 \mathrm{GT} / \mathrm{s}$ and $5 \mathrm{GT} / \mathrm{s}$.
Table 63 defines the PCI Express $2.0(2.5 \mathrm{GT} / \mathrm{s})$ DC specifications for the differential output at all transmitters. The parameters are specified at the component pins.

Table 63. PCI Express 2.0 (2.5 GT/s) Differential Transmitter (Tx) Output DC Specifications At recommended operating conditions with $\mathrm{XV}_{\mathrm{DD}}=1.5 \mathrm{~V}$ or 1.8 V .

| Parameter | Symbol | Min | Typical | Max | Units | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| Differential peak-to-peak <br> output voltage | $\mathrm{V}_{\text {TX-DIFFp-p }}$ | 800 | 1000 | 1200 | mV | $\mathrm{V}_{\text {TX-DIFFp-p }}=2 \times \mathrm{IV}_{\text {TX-D+ }}-\mathrm{V}_{\text {TX-D-I }}$ See Note 1. |
| De-emphasized differential <br> output voltage (ratio) | $\mathrm{V}_{\text {TX-DE-RATIO }}$ | 3.0 | 3.5 | 4.0 | dB | Ratio of the $\mathrm{V}_{\text {TX-DIFFp-p }}$ of the second and <br> following bits after a transition divided by the <br> $\mathrm{V}_{\text {TX-DIFFp-p }}$ of the first bit after a transition. See <br> Note 1. |
| DC differential Tx <br> impedance | $\mathrm{Z}_{\text {TX-DIFF-DC }}$ | 80 | 100 | 120 | $\Omega$ | Tx DC differential mode low Impedance |
| Transmitter DC impedance | $\mathrm{Z}_{\text {TX-DC }}$ | 40 | 50 | 60 | $\Omega$ | Required Tx <br> during all states |

## Note:

1. Measured at the package pins with a test load of $50 \Omega$ to GND on each pin.

Table 64 defines the PCI Express 2.0 (5 GT/s) DC specifications for the differential output at all transmitters. The parameters are specified at the component pins.

Table 64. PCI Express 2.0 (5 GT/s) Differential Transmitter (Tx) Output DC Specifications
At recommended operating conditions with $\mathrm{XV}_{\mathrm{DD}}=1.5 \mathrm{~V}$ or 1.8 V

| Parameter | Symbol | Min | Typical | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Differential peak-to-peak output voltage | $\mathrm{V}_{\text {TX-DIFFp-p }}$ | 800 | 1000 | 1200 | mV | $\mathrm{V}_{\text {TX-DIFFp-p }}=2 \times I \mathrm{~V}_{\text {TX-D+ }}-\mathrm{V}_{\text {TX-D-}} \mathrm{I}$ See Note 1. |
| Low Power differential peak-to-peak output voltage | $\mathrm{V}_{\text {TX-DIFFp-p_low }}$ | 400 | 500 | 1200 | mV | $\mathrm{V}_{\text {TX-DIFFp-p }}=2 \times I \mathrm{~V}_{\text {TX-D+ }}-\mathrm{V}_{\text {TX-D-- }}$ I See Note 1. |
| De-emphasized differential output voltage (ratio) | $\mathrm{V}_{\text {TX-DE-RATIO-3.5dB }}$ | 3.0 | 3.5 | 4.0 | dB | Ratio of the $\mathrm{V}_{\text {TX-DIFFp-p }}$ of the second and following bits after a transition divided by the $\mathrm{V}_{\text {TX-DIFFp-p }}$ of the first bit after a transition. See Note 1. |
| De-emphasized differential output voltage (ratio) | $\mathrm{V}_{\text {TX-DE-RATIO-6.0dB }}$ | 5.5 | 6.0 | 6.5 | dB | Ratio of the $\mathrm{V}_{\text {TX-DIFFp-p }}$ of the second and following bits after a transition divided by the $\mathrm{V}_{\text {TX-DIFFp-p }}$ of the first bit after a transition. See Note 1. |
| DC differential Tx impedance | $\mathrm{Z}_{\text {TX-DIFF-DC }}$ | 80 | 100 | 120 | $\Omega$ | Tx DC differential mode low impedance |
| Transmitter DC Impedance | $\mathrm{Z}_{\text {TX-DC }}$ | 40 | 50 | 60 | $\Omega$ | Required Tx D+ as well as D- DC impedance during all states |

## Note:

1. Measured at the package pins with a test load of $50 \Omega$ to GND on each pin.

### 2.20.4.4 PCI Express DC Physical Layer Receiver Specifications

This section discusses the PCI Express DC physical layer receiver specifications 2.5 GT/s, and 5GT/s
Table 65 defines the DC specifications for the PCI Express 2.0 ( $2.5 \mathrm{GT} / \mathrm{s}$ ) differential input at all receivers. The parameters are specified at the component pins.

Table 65. PCI Express 2.0 ( $\mathbf{2 . 5} \mathbf{~ G T / s ) ~ D i f f e r e n t i a l ~ R e c e i v e r ~ ( ~} \mathrm{Rx}$ ) Input DC Specifications
At recommended operating conditions with $\mathrm{XV}_{\mathrm{DD}}=1.5 \mathrm{~V}$ or 1.8 V

| Parameter | Symbol | Min | Typ | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Differential input peak-to-peak voltage | $\mathrm{V}_{\text {RX-DIFFp-p }}$ | 120 | 1000 | 1200 | mV | $\begin{aligned} & V_{R X-\text { DIFFp-p }}=2 \times I V_{R X-D+}-V_{R X-D-} \mid \\ & \text { See Note 1. } \end{aligned}$ |
| DC differential input impedance | $\mathrm{Z}_{\text {RX-DIFF-DC }}$ | 80 | 100 | 120 | $\Omega$ | Rx DC differential mode impedance. See Note 2 |
| DC input impedance | $\mathrm{Z}_{\mathrm{RX}-\mathrm{DC}}$ | 40 | 50 | 60 | $\Omega$ | Required Rx D+ as well as D-DC Impedance ( $50 \pm 20 \%$ tolerance). See Notes 1 and 2. |
| Powered down DC input impedance | $\mathrm{Z}_{\text {RX-HIGH-IMP-DC }}$ | 50 | - | - | $\mathrm{k} \Omega$ | Required Rx D+ as well as D-DC Impedance when the receiver terminations do not have power. See Note 3. |
| Electrical idle detect threshold | $\mathrm{V}_{\text {RX-IDLE-DET-DIFFp-p }}$ | 65 | - | 175 | mV | $\begin{aligned} & V_{\text {RX-IDLE-DET-DIFFp-p }}= \\ & 2 \times I V_{R X-D+}-V_{R X-D-I} \end{aligned}$ <br> Measured at the package pins of the receiver |

## Notes:

1. Measured at the package pins with a test load of $50 \Omega$ to GND on each pin.
2. Impedance during all LTSSM states. When transitioning from a fundamental reset to detect (the initial state of the LTSSM) there is a 5 ms transition time before receiver termination values must be met on all unconfigured lanes of a port.
3. The Rx DC common mode impedance that exists when no power is present or fundamental reset is asserted. This helps ensure that the receiver detect circuit does not falsely assume a receiver is powered on when it is not. This term must be measured at 300 mV above the Rx ground.

Table 66 defines the DC specifications for the PCI Express 2.0 ( $5 \mathrm{GT} / \mathrm{s}$ ) differential input at all receivers (RXs). The parameters are specified at the component pins.

Table 66. PCI Express 2.0 (5 GT/s) Differential Receiver (Rx) Input DC Specifications
At recommended operating conditions with $\mathrm{XV}_{\mathrm{DD}}=1.5 \mathrm{~V}$ or 1.8 V

| Parameter | Symbol | Min | Typ | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Differential input peak-to-peak voltage | $\mathrm{V}_{\text {RX-DIFFp-p }}$ | 120 | 1000 | 1200 | V | $\mathrm{V}_{\mathrm{RX} \text {-DIFFp-p }}=2 \times I \mathrm{~V}_{\mathrm{RX} \text {-D }+}-\mathrm{V}_{\mathrm{RX} \text {-D-D }}$ See Note 1. |
| DC differential input impedance | $\mathrm{Z}_{\text {RX-DIFF-DC }}$ | 80 | 100 | 120 | $\Omega$ | Rx DC Differential mode impedance. See Note 2 |
| DC input impedance | $\mathrm{Z}_{\mathrm{RX} \text {-DC }}$ | 40 | 50 | 60 | $\Omega$ | Required Rx D+ as well as D-DC Impedance ( $50 \pm 20 \%$ tolerance). See Notes 1 and 2. |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Electrical Characteristics

Table 66. PCI Express 2.0 (5 GT/s) Differential Receiver (Rx) Input DC Specifications (continued)
At recommended operating conditions with $\mathrm{XV}_{\mathrm{DD}}=1.5 \mathrm{~V}$ or 1.8 V

| Parameter | Symbol | Min | Typ | Max | Units | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| Powered down DC input impedance | $\mathrm{Z}_{\text {RX-HIGH-IMP-DC }}$ | 50 | - | - | $\mathrm{k} \Omega$ | Required Rx D+ as well as D- DC <br> Impedance when the Receiver |
| terminations do not have power. |  |  |  |  |  |  |
| See Note 3. |  |  |  |  |  |  |

## Notes:

1. Measured at the package pins with a test load of $50 \Omega$ to GND on each pin.
2. Impedance during all LTSSM states. When transitioning from a fundamental reset to detect (the initial state of the LTSSM) there is a 5 ms transition time before receiver termination values must be met on all unconfigured lanes of a port.
3. The Rx DC common mode impedance that exists when no power is present or fundamental reset is asserted. This helps ensure that the receiver detect circuit does not falsely assume a receiver is powered on when it is not. This term must be measured at 300 mV above the Rx ground.

### 2.20.4.5 PCI Express AC Physical Layer Specifications

This section contains the DC specifications for the physical layer of PCI Express on this device.

### 2.20.4.5.1 PCI Express AC Physical Layer Transmitter Specifications

This section discusses the PCI Express AC physical layer transmitter specifications $2.5 \mathrm{GT} / \mathrm{s}$, and $5 \mathrm{GT} / \mathrm{s}$.
Table 67 defines the PCI Express 2.0 ( $2.5 \mathrm{GT} / \mathrm{s}$ ) AC specifications for the differential output at all transmitters (TXs). The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

Table 67. PCI Express 2.0 (2.5 GT/s) Differential Transmitter (Tx) Output AC Specifications
At recommended operating conditions with $\mathrm{XV}_{\mathrm{DD}}=1.5 \mathrm{~V}$ or 1.8 V

| Parameter | Symbol | Min | Typ | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unit interval | UI | 399.88 | 400 | 400.12 | ps | Each UI is $400 \mathrm{ps} \pm 300 \mathrm{ppm}$. Ul does not account for spread spectrum clock dictated variations. See Note 1. |
| Minimum Tx eye width | $\mathrm{T}_{\text {TX-EYE }}$ | 0.75 | - | - | UI | The maximum transmitter jitter can be derived as $\mathrm{T}_{\text {TX-MAX-JITTER }}=1-\mathrm{T}_{\text {TX-EYE }}=0.25 \mathrm{UI}$. Does not include spread spectrum or RefCLK jitter. Includes device random jitter at $10^{-12}$. See Notes 2 and 3. |
| Maximum time between the jitter median and maximum deviation from the median. | TTX-EYE-MEDIAN-to-MAX-JITTER | - | - | 0.125 | UI | Jitter is defined as the measurement variation of the crossing points $\left(\mathrm{V}_{\text {TX-DIFFp-p }}=0 \mathrm{~V}\right)$ in relation to a recovered Tx UI. A recovered Tx UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the Tx UI. <br> See Notes 2 and 3. |
| AC coupling capacitor | $\mathrm{C}_{\text {TX }}$ | 75 | - | 200 | nF | All transmitters must be AC coupled. The AC coupling is required either within the media or within the transmitting component itself. See Note 4. |

## Notes:

1. No test load is necessarily associated with this value.
2. Specified at the measurement point into a timing and voltage test load as shown in Figure 42 and measured over any 250 consecutive Tx Uls.
3. $A T_{T X-E Y E}=0.75 \mathrm{UI}$ provides for a total sum of deterministic and random jitter budget of $T_{\text {TX-MAX-JITTER }}=0.25 \mathrm{UI}$ for the transmitter collected over any 250 consecutive Tx Uls. The TTX-EYE-MEDIAN-to-MAX-JITTER median is less than half of the total Tx jitter budget collected over any 250 consecutive Tx Uls. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.
4. P4080 SerDes transmitter does not have $\mathrm{C}_{\mathrm{TX}}$ built-in. An external $A C$ coupling capacitor is required.

## Electrical Characteristics

Table 68 defines the PCI Express 2.0 ( $5 \mathrm{GT} / \mathrm{s}$ ) AC specifications for the differential output at all transmitters. The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

Table 68. PCI Express 2.0 ( $5 \mathrm{GT} / \mathrm{s}$ ) Differential Transmitter ( Tx ) Output AC Specifications
At recommended operating conditions with $\mathrm{XV}_{\mathrm{DD}}=1.5 \mathrm{~V}$ or 1.8 V

| Parameter | Symbol | Min | Typ | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unit Interval | UI | 199.94 | 200.00 | 200.06 | ps | Each UI is $400 \mathrm{ps} \pm 300 \mathrm{ppm}$. Ul does not account for spread spectrum clock dictated variations. See Note 1. |
| Minimum Tx eye width | $\mathrm{T}_{\text {TX-EYE }}$ | 0.75 | - | - | UI | The maximum Transmitter jitter can be derived as: $\mathrm{T}_{\text {TXX-MAX-JITTER }}=1-\mathrm{T}_{\text {TX-EYE }}=0.25 \mathrm{UI} .$ <br> See Notes 2 and 3. |
| Tx RMS deterministic jitter > 1.5 MHz | $\mathrm{T}_{\text {TX-HF-DJ-DD }}$ | - | - | 0.15 | ps | - |
| Tx RMS deterministic jitter < 1.5 MHz | $\mathrm{T}_{\text {TX-LF-RMS }}$ | - | 3.0 | - | ps | Reference input clock RMS jitter (< 1.5 MHz ) at pin $<1$ ps |
| AC coupling capacitor | $\mathrm{C}_{\text {TX }}$ | 75 | - | 200 | nF | All transmitters must be AC coupled. The AC coupling is required either within the media or within the transmitting component itself. See Note 4. |

## Notes:

1. No test load is necessarily associated with this value.
2. Specified at the measurement point into a timing and voltage test load as shown in Figure 42 and measured over any 250 consecutive Tx Uls.
3. $\mathrm{A} \mathrm{T}_{\text {TX-EYE }}=0.75 \mathrm{UI}$ provides for a total sum of deterministic and random jitter budget of $\mathrm{T}_{\text {TX-MAX-JITTER }}=0.25 \mathrm{UI}$ for the Transmitter collected over any 250 consecutive Tx Uls. The TTX-EYE-MEDIAN-to-MAX-JITTER median is less than half of the total Tx jitter budget collected over any 250 consecutive Tx Uls. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.
4. P4080 SerDes transmitter does not have $C_{T X}$ built-in. An external $A C$ coupling capacitor is required.

### 2.20.4.5.2 PCI Express AC Physical Layer Receiver Specifications

This section discusses the PCI Express AC physical layer receiver specifications 2.5 GT/s, and $5 \mathrm{GT} / \mathrm{s}$.
Table 69 defines the AC specifications for the PCI Express 2.0 ( $2.5 \mathrm{GT} / \mathrm{s}$ ) differential input at all receivers. The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

Table 69. PCI Express 2.0 (2.5 GT/s) Differential Receiver (Rx) Input AC Specifications
At recommended operating conditions with $\mathrm{XV}_{\mathrm{DD}}=1.5 \mathrm{~V}$ or 1.8 V

| Parameter | Symbol | Min | Typ | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unit Interval | UI | 399.88 | 400.00 | 400.12 | ps | Each UI is $400 \mathrm{ps} \pm 300 \mathrm{ppm}$. Ul does not account for spread spectrum clock dictated variations. See Note 1. |
| Minimum receiver eye width | $\mathrm{T}_{\text {RX-EYE }}$ | 0.4 | - | - | UI | The maximum interconnect media and Transmitter jitter that can be tolerated by the Receiver can be derived as <br> $\mathrm{T}_{\mathrm{RX} \text {-MAX-JITTER }}=1-\mathrm{T}_{\mathrm{RX} \text {-EYE }}=0.6 \mathrm{UI}$. See Notes 2 and 3. |
| Maximum time between the jitter median and maximum deviation from the median. | TRX-EYE-MEDIAN-to-MAX-JITTER | - | - | 0.3 | UI | Jitter is defined as the measurement variation of the crossing points $\left(\mathrm{V}_{\text {RX-DIFFp-p }}=0 \mathrm{~V}\right)$ in relation to a recovered Tx UI. A recovered Tx UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the Tx UI. See Notes 2, 3, and 4. |

## Notes:

1. No test load is necessarily associated with this value.
2. Specified at the measurement point and measured over any 250 consecutive Uls. The test load in Figure 42 should be used as the Rx device when taking measurements. If the clocks to the Rx and Tx are not derived from the same reference clock, the Tx UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.
3. $A T_{\text {RX-EYE }}=0.40 \mathrm{UI}$ provides for a total sum of 0.60 UI deterministic and random jitter budget for the Transmitter and interconnect collected any 250 consecutive Uls. The TRX-EYE-MEDIAN-to-MAX-JITTER specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total. UI jitter budget collected over any 250 consecutive Tx Uls. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. If the clocks to the Rx and Tx are not derived from the same reference clock, the Tx UI recovered from 3500 consecutive UI must be used as the reference for the eye diagram.
4. It is recommended that the recovered Tx UI is calculated using all edges in the 3500 consecutive Ul interval with a fit algorithm using a minimization merit function. Least squares and median deviation fits have worked well with experimental and simulated data.

## Electrical Characteristics

Table 70 defines the AC specifications for the PCI Express 2.0 (5 GT/s) differential input at all receivers (RXs). The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

Table 70. PCI Express 2.0 (5 GT/s) Differential Receiver (Rx) Input AC Specifications
At recommended operating conditions with $\mathrm{XV}_{\mathrm{DD}}=1.5 \mathrm{~V}$ or 1.8 V

| Parameter | Symbol | Min | Typ | Max | Units | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| Unit Interval | UI | 199.40 | 200.00 | 200.06 | ps | Each UI is $400 \mathrm{ps} \pm 300 \mathrm{ppm}$. UI does not <br> account for spread spectrum clock dictated <br> variations. See Note 1. |
| Max Rx inherent timing error | $\mathrm{T}_{\text {RX-TJ-CC }}$ | - | - | 0.4 | UI | The maximum inherent total timing error for <br> common RefCIk Rx architecture |
| Maximum time between the <br> jitter median and maximum <br> deviation from the median | $\mathrm{T}_{\text {RX-TJ-DC }}$ | - | - | 0.34 | UI | Max Rx inherent total timing error |
| Max Rx inherent deterministic <br> timing error | $\mathrm{T}_{\text {RX-DJ-DD-CC }}$ | - | - | 0.30 | UI | The maximum inherent deterministic timing <br> error for common RefClk Rx architecture |
| Max Rx inherent deterministic <br> timing error | $\mathrm{T}_{\text {RX-DJ-DD-DC }}$ | - | - | 0.24 | UI | The maximum inherent deterministic timing <br> error for common RefClk Rx architecture |

## Note:

1. No test load is necessarily associated with this value.

### 2.20.4.6 Test and Measurement Load

The AC timing and voltage parameters must be verified at the measurement point. The package pins of the device must be connected to the test/measurement load within 0.2 inches of that load, as shown in Figure 42.

## NOTE

The allowance of the measurement point to be within 0.2 inches of the package pins is meant to acknowledge that package/board routing may benefit from $\mathrm{D}+$ and $\mathrm{D}-$ not being exactly matched in length at the package pin boundary. If the vendor does not explicitly state where the measurement point is located, the measurement point is assumed to be the $\mathrm{D}+$ and $\mathrm{D}-$ package pins.


Figure 42. Test/Measurement Load

### 2.20.5 Serial RapidIO (sRIO)

This section describes the DC and AC electrical specifications for the Serial RapidIO interface of the LP-Serial physical layer. The electrical specifications cover both single and multiple-lane links. Two transmitters (short run and long run) and a single receiver are specified for each of two baud rates: 2.50 and 3.125 GBaud.
Two transmitter specifications allow for solutions ranging from simple board-to-board interconnect to driving two connectors across a backplane. A single receiver specification is given that accepts signals from both the short run and long run transmitter specifications.

The short run transmitter should be used mainly for chip-to-chip connections on either the same printed circuit board or across a single connector. This covers the case where connections are made to a mezzanine (daughter) card. The minimum swings of the short run specification reduce the overall power used by the transceivers.
The long run transmitter specifications use larger voltage swings that are capable of driving signals across backplanes. This allows a user to drive signals across two connectors and a backplane. The specifications allow a distance of at least 50 cm at all baud rates.

All unit intervals are specified with a tolerance of $\pm 100 \mathrm{ppm}$. The worst case frequency difference between any transmit and receive clock will be 200 ppm .

To ensure interoperability between drivers and receivers of different vendors and technologies, AC coupling at the receiver input must be used.

### 2.20.5.1 Signal Definitions

This section defines the terms used in the description and specification of the differential signals used by the LP-Serial links. Figure 43 shows how the signals are defined. The figures show waveforms for either a transmitter output (TD and $\overline{\mathrm{TD}}$ ) or a receiver input ( $R D$ and $\overline{\mathrm{RD}}$ ). Each signal swings between $A$ volts and $B$ volts where $A>B$. Using these waveforms, the definitions are as follows:

- The transmitter output signals and the receiver input signals—TD, $\overline{\mathrm{TD}}, \mathrm{RD}$, and $\overline{\mathrm{RD}}$ —each have a peak-to-peak swing of $A-B$ volts.
- The differential output signal of the transmitter, $V_{O D}$, is defined as $V_{T D}-V_{\overline{T D}}$
- The differential input signal of the receiver, $V_{I D}$, is defined as $V_{R D}-V_{\overline{R D}}$
- The differential output signal of the transmitter and the differential input signal of the receiver each range from $A-B$ to - $(A-B)$ volts
- The peak value of the differential transmitter output signal and the differential receiver input signal is $\mathrm{A}-\mathrm{B}$ volts.
- The peak-to-peak value of the differential transmitter output signal and the differential receiver input signal is $2 \times(A-B)$ volts.


Figure 43. Differential Peak-Peak Voltage of Transmitter or Receiver

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Electrical Characteristics

To illustrate these definitions using real values, consider the case of a CML (current mode logic) transmitter that has a common mode voltage of 2.25 V , and each of its outputs, TD and $\overline{\mathrm{TD}}$, has a swing that goes between 2.5 V and 2.0 V . Using these values, the peak-to-peak voltage swing of the signals TD and $\overline{\mathrm{TD}}$ is 500 mV p-p. The differential output signal ranges between 500 mV and -500 mV . The peak differential voltage is 500 mV . The peak-to-peak differential voltage is 1000 mV p-p.

### 2.20.5.2 Equalization

With the use of high-speed serial links, the interconnect media causes degradation of the signal at the receiver and produces effects such as inter-symbol interference (ISI) or data-dependent jitter. This loss can be large enough to degrade the eye opening at the receiver beyond what is allowed in the specification. To negate a portion of these effects, equalization can be used. The most common equalization techniques that can be used are as follows:

- Pre-emphasis on the transmitter
- A passive high-pass filter network placed at the receiver, often referred to as passive equalization
- The use of active circuits in the receiver, often referred to as adaptive equalization


### 2.20.5.3 Serial RapidIO Clocking Requirements for SD_REF_CLKn and SD_REF_CLK $\boldsymbol{n}$

This section specifies Serial RapidIO DC requirements for SD_REF_CLK1 and SD_REF_CLK1. Only SerDes bank 1 may be used for various SerDes Serial RapidIO configurations based on the RCW Configuration field SRDS_PRTCL. Serial RapidIO is not supported on SerDes banks 2-3.
For more information on these specifications, see Section 2.20.2, "SerDes Reference Clocks."

### 2.20.5.4 DC Requirements for Serial RapidIO

This section explains the DC requirements for the Serial RapidIO interface.

### 2.20.5.4.1 DC Serial RapidIO Timing Transmitter Specifications

LP-Serial transmitter electrical and timing specifications are stated in the text and tables of this section.
The differential return loss, S11, of the transmitter in each case shall be better than the following:

- -10 dB for (Baud Frequency) $\div 10<\operatorname{Freq}(\mathrm{f})<625 \mathrm{MHz}$
- $\quad-10 \mathrm{~dB}+10 \log (\mathrm{f} \div 625 \mathrm{MHz}) \mathrm{dB}$ for $625 \mathrm{MHz} \leq$ Freq(f) $\leq$ Baud Frequency

The reference impedance for the differential return loss measurements is $100-\Omega$ resistive. Differential return loss includes contributions from on-chip circuitry, chip packaging, and any off-chip components related to the driver. The output impedance requirement applies to all valid output levels.
It is recommended that the $20 \%-80 \%$ rise/fall time of the transmitter, as measured at the transmitter output, have a minimum value 60 ps in each case.

It is recommended that the timing skew at the output of an LP-Serial transmitter between the two signals that comprise a differential pair not exceed 20 ps at 2.50 GBaud and 15 ps at 3.125 GBaud.

Table 71 defines the transmitter DC specifications for Serial RapidIO.
Table 71. sRIO Transmitter DC Timing Specifications-2.5 GBaud, 3.125 GBaud
At recommended operating conditions with $\mathrm{XV}_{\mathrm{DD}}=1.5 \mathrm{~V}$ or 1.8 V

| Parameter | Symbol | Min | Typ | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage, | $\mathrm{V}_{\mathrm{O}}$ | -0.40 | - | 2.30 | V | 1 |
| Long-run differential output voltage | $\mathrm{V}_{\text {DIFFPP }}$ | 800 | - | 1600 | $\mathrm{mV} \mathrm{p}-\mathrm{p}$ | - |
| Short-run differential output voltage | $\mathrm{V}_{\text {DIFFPP }}$ | 500 | - | 1000 | $\mathrm{mV} \mathrm{p}-\mathrm{p}$ | - |

## Note:

1. Voltage relative to COMMON of either signal comprising a differential pair.

### 2.20.5.4.2 DC Serial RapidIO Receiver Specifications

LP-Serial receiver electrical and timing specifications are stated in the text and tables of this section.
Receiver input impedance results in a differential return loss better than 10 dB and a common mode return loss better than 6 dB from 100 MHz to (0.8) $\times$ (Baud Frequency). This includes contributions from on-chip circuitry, the chip package, and any off-chip components related to the receiver. AC coupling components are included in this requirement. The reference impedance for return loss measurements is $100-\Omega$ resistive for differential return loss and $25-\Omega$ resistive for common mode.

Table 72 defines the receiver DC specifications for Serial RapidIO.
Table 72. Serial RapidIO Receiver DC Timing Specifications-2.5 GBaud, 3.125 GBaud
At recommended operating conditions with $\mathrm{XV}_{\mathrm{DD}}=1.5 \mathrm{~V}$ or 1.8 V

| Parameter | Symbol | Min | Typ | Max | Unit | Notes |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| Differential input voltage | $\mathrm{V}_{\mathrm{IN}}$ | 200 | - | 1600 | $\mathrm{mV} \mathrm{p}-\mathrm{p}$ | 1 |

## Note:

1. Measured at receiver

### 2.20.5.5 AC Requirements for Serial RapidIO

This section explains the AC requirements for the Serial RapidIO interface.

### 2.20.5.5.1 AC Requirements for Serial RapidIO Transmitter

Table 73 defines the transmitter AC specifications for the Serial RapidIO. The AC timing specifications do not include RefClk jitter.

Table 73. Serial RapidIO Transmitter AC Timing Specifications
At recommended operating conditions with $\mathrm{XV}_{\mathrm{DD}}=1.5 \mathrm{~V}$ or 1.8 V

| Parameter | Symbol | Min | Typical | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Deterministic jitter | $\mathrm{J}_{\mathrm{D}}$ | - | - | 0.17 | UI p-p | - |
| Total jitter | $\mathrm{J}_{\mathrm{T}}$ | - | - | 0.35 | UI p-p | - |
| Unit Interval: 2.5 GBaud | UI | $400-100 \mathrm{ppm}$ | 400 | $400+100 \mathrm{ppm}$ | ps | - |
| Unit Interval: 3.125 GBaud | UI | $320-100 \mathrm{ppm}$ | 320 | $320+100 \mathrm{ppm}$ | ps | - |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Electrical Characteristics

Figure 74 defines the receiver AC specifications for Serial RapidIO. The AC timing specifications do not include RefClk jitter.
Table 74. Serial RapidIO Receiver AC Timing Specifications
At recommended operating conditions with $\mathrm{XV}_{\mathrm{DD}}=1.5 \mathrm{~V}$ or 1.8 V

| Parameter | Symbol | Min | Typical | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Deterministic jitter tolerance | $J_{D}$ | 0.37 | - | - | Ul p-p | 1 |
| Combined deterministic and random jitter <br> tolerance | $J_{\text {DR }}$ | 0.55 | - | - | Ul p-p | 1 |
| Total jitter tolerance ${ }^{2}$ | $\mathrm{~J}_{\mathrm{T}}$ | 0.65 | - | - | Ul p-p | 1 |
| Bit error rate | BER | - | - | $10^{-12}$ | - | - |
| Unit Interval: 2.5 GBaud | UI | $400-100 \mathrm{ppm}$ | 400 | $400+100 \mathrm{ppm}$ | ps | - |
| Unit Interval: 3.125 GBaud | UI | $320-100 \mathrm{ppm}$ | 320 | $320+100 \mathrm{ppm}$ | ps | - |

## Notes:

1. Measured at receiver
2. Total jitter is composed of three components: deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 44. The sinusoidal jitter component is included to ensure margin for low-frequency jitter, wander, noise, crosstalk, and other variable system effects.

Figure 44 shows the single-frequency sinusoidal jitter limits.


Figure 44. Single-Frequency Sinusoidal Jitter Limits

### 2.20.6 XAUI

This section describes the DC and AC electrical specifications for the XAUI bus.

### 2.20.6.1 XAUI DC Electrical Characteristics

This section discusses the XAUI DC electrical characteristics for the clocking signals, transmitter, and receiver.

### 2.20.6.1.1 DC Requirements for XAUI SD_REF_CLKn and SD_REF_CLKn

This section specifies XAUI DC level requirements for SD_REF_CLKn and $\overline{\text { SD_REF_CLK } n}$, where $n=[2-3]$. Only SerDes banks 2-3 may be used for various SerDes XAUI configurations based on the RCW Configuration field SRDS_PRTCL. XAUI is not supported on SerDes bank 1.

For more information on these specifications, see Section 2.20.2, "SerDes Reference Clocks."

### 2.20.6.1.2 XAUI Transmitter DC Electrical Characteristics

Table 75 defines the XAUI transmitter DC electrical characteristics.
Table 75. XAUI Transmitter DC Electrical Characteristics
At recommended operating conditions with $\mathrm{XV}_{\mathrm{DD}}=1.5 \mathrm{~V}$ or 1.8 V

| Parameter | Symbol | Min | Typical | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Output voltage | $\mathrm{V}_{\mathrm{O}}$ | -0.40 | - | 2.30 | V | 1 |
| Differential output voltage | $\mathrm{V}_{\text {DIFFPP }}$ | 800 | 1000 | 1600 | mV p-p | - |

## Note:

1. Absolute output voltage limit

### 2.20.6.1.3 XAUI Receiver DC Electrical Characteristics

Table 76 defines the XAUI receiver DC electrical characteristics.
Table 76. XAUI Receiver DC Timing Specifications
At recommended operating conditions with $\mathrm{XV}_{\mathrm{DD}}=1.5 \mathrm{~V}$ or 1.8 V

| Parameter | Symbol | Min | Typical | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Differential input voltage | $\mathrm{V}_{\mathrm{IN}}$ | 200 | 900 | 1600 | $\mathrm{mV} \mathrm{p}-\mathrm{p}$ | 1 |

Note:

1. Measured at receiver

### 2.20.6.2 XAUI AC Timing Specifications

This section discusses the XAUI AC timing specifications for the clocking signals, transmitter, and receiver.

### 2.20.6.2.1 AC Requirements for XAUI SD_REF_CLK $n$ and $\overline{\text { SD_REF_CLKn }}$

Table 77 specifies AC requirements for SD_REF_CLKn and $\overline{\text { SD_REF_CLKn }}$, where $n=[2-3]$. Only SerDes banks 2-3 may be used for various SerDes XAUI configurations based on the RCW Configuration field SRDS_PRTCL. XAUI is not supported on SerDes bank 1.

For more information on these specifications, see Section 2.20.2, "SerDes Reference Clocks."

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Electrical Characteristics

Table 77. XAUI AC SD_REF_CLK3 and SD_REF_CLK3 Input Clock Requirements
At recommended operating conditions with $S V_{D D}=1.0 \mathrm{~V}$.

| Parameter | Symbol | Min | Typ | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| SD_REF_CLK/̄D_REF_CLK frequency range | $\mathrm{t}_{\text {CLK_REF }}$ | - | 125 |  |  |  |

## Notes:

1. Measured from -200 mV to +200 mV on the differential waveform (derived from SD_REF_CLKn minus $\overline{\text { SD_REF_CLK }}$ ). The signal must be monotonic through the measurement region for rise and fall time. The 400 mV measurement window is centered on the differential zero crossing. See Figure 39.
2. Measurement taken from differential waveform
3. Measurement taken from single-ended waveform
4. Matching applies to rising edge for SD_REF_CLK $n$ and falling edge rate for $\overline{S D} \_$REF_CLK $n$. It is measured using a 200 mV window centered on the median cross point where SD_REF_CLK $n$ rising meets $\overline{\text { SD_REF_CLKn }}$ falling. The median cross point is used to calculate the voltage thresholds that the oscilloscope uses for the edge rate calculations. The rise edge rate of SD_REF_CLK $n$ should be compared to the fall edge rate of SD_REF_CLKn, the maximum allowed difference should not exceed $20 \%$ of the slowest edge rate. See Figure 40.

### 2.20.6.2.2 XAUI Transmitter AC Timing Specifications

Table 78 defines the XAUI transmitter AC timing specifications. RefClk jitter is not included.
Table 78. XAUI Transmitter AC Timing Specifications
At recommended operating conditions with $\mathrm{XV}_{\mathrm{DD}}=1.5 \mathrm{~V}$ or 1.8 V

| Parameter | Symbol | Min | Typical | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Deterministic jitter | $\mathrm{J}_{\mathrm{D}}$ | - | - | 0.17 | Ul p-p | - |
| Total jitter | $\mathrm{J}_{\mathrm{T}}$ | - | - | 0.35 | UI p-p | - |
| Unit Interval: 3.125 GBaud | UI | $320-100 \mathrm{ppm}$ | 320 | $320+100 \mathrm{ppm}$ | ps | - |

### 2.20.6.2.3 XAUI Receiver AC Timing Specifications

Table 79 defines the receiver AC specifications for XAUI. RefClk jitter is not included.
Table 79. XAUI Receiver AC Timing Specifications
At recommended operating conditions with $\mathrm{XV}_{\mathrm{DD}}=1.5 \mathrm{~V}$ or 1.8 V

| Parameter | Symbol | Min | Typical | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Deterministic jitter tolerance | $J_{D}$ | 0.37 | - | - | Ul p-p | 1 |
| Combined deterministic and random <br> jitter tolerance | $\mathrm{J}_{\mathrm{DR}}$ | 0.55 | - | - | Ul p-p | 1 |
| Total jitter tolerance ${ }^{2}$ | $\mathrm{~J}_{\mathrm{T}}$ | 0.65 | - | - | UI p-p | 1 |
| Bit error rate | BER | - | - | $10^{-12}$ | - | - |
| Unit Interval: 3.125 GBaud | UI | $320-100 \mathrm{ppm}$ | 320 | $320+100 \mathrm{ppm}$ | ps | - |

## Notes:

1. Measured at receiver
2. Total jitter is composed of three components: deterministic jitter, random jitter, and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 44. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk, and other variable system effects.

### 2.20.7 Aurora

This section describes the Aurora clocking requirements and AC and DC electrical characteristics.

### 2.20.7.1 Aurora Clocking Requirements for SD_REF_CLKn and SD_REF_CLKn

This section specifies Aurora DC requirements for SD_REF_CLK1 and SD_REF_CLK1. Only SerDes bank 1 may be used for SerDes Aurora configurations based on the RCW Configuration field SRDS_PRTCL. Aurora is not supported on SerDes banks 2-3.

For more information on these specifications, see Section 2.20.2, "SerDes Reference Clocks."

### 2.20.7.2 Aurora DC Electrical Characteristics

This section describes the DC electrical characteristics for Aurora.

### 2.20.7.2.1 Aurora Transmitter DC Electrical Characteristics

Table 80 defines the Aurora transmitter DC electrical characteristics.

## Table 80. Aurora Transmitter DC Electrical Characteristics

At recommended operating conditions with $\mathrm{XV}_{\mathrm{DD}}=1.5 \mathrm{~V}$ or 1.8 V

| Parameter | Symbol | Min | Typical | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Differential output voltage | $V_{\text {DIFFPP }}$ | 800 | 1000 | 1600 | mV p-p | - |

## Electrical Characteristics

### 2.20.7.2.2 Aurora Receiver DC Electrical Characteristics

Table 81 defines the Aurora receiver DC electrical characteristics for Aurora.
Table 81. Aurora Receiver DC Electrical Characteristics
At recommended operating conditions with $\mathrm{XV}_{\mathrm{DD}}=1.5 \mathrm{~V}$ or 1.8 V

| Parameter | Symbol | Min | Typical | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Differential input voltage | $\mathrm{V}_{\mathrm{IN}}$ | 120 | 900 | 1200 | $\mathrm{mV} \mathrm{p}-\mathrm{p}$ | 1 |

## Note:

1. Measured at receiver

### 2.20.7.3 Aurora AC Timing Specifications

This section describes the AC timing specifications for Aurora.

### 2.20.7.3.1 Aurora Transmitter AC Timing Specifications

Table 82 defines the Aurora transmitter AC timing specifications. RefClk jitter is not included.
Table 82. Aurora Transmitter AC Timing Specifications
At recommended operating conditions with $X V_{D D}=1.5 \mathrm{~V}$ or 1.8 V

| Parameter | Symbol | Min | Typical | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Deterministic jitter | $\mathrm{J}_{\mathrm{D}}$ | - | - | 0.17 | Ul p-p | - |
| Total jitter | $\mathrm{J}_{\mathrm{T}}$ | - | - | 0.35 | UI p-p | - |
| Unit Interval: 2.5 GBaud | UI | $400-100 \mathrm{ppm}$ | 400 | $400+100 \mathrm{ppm}$ | ps | - |
| Unit Interval: 3.125 GBaud | UI | $320-100 \mathrm{ppm}$ | 320 | $320+100 \mathrm{ppm}$ | ps | - |
| Unit Interval: 5.0 GBaud | UI | $200-100 \mathrm{ppm}$ | 200 | $200+100 \mathrm{ppm}$ | ps | - |

### 2.20.7.3.2 Aurora Receiver AC Timing Specifications

Table 83 defines the Aurora receiver AC timing specifications. RefClk jitter is not included.
Table 83. Aurora Receiver AC Timing Specifications
At recommended operating conditions with $\mathrm{XV}_{\mathrm{DD}}=1.5 \mathrm{~V}$ or 1.8 V

| Parameter | Symbol | Min | Typical | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Deterministic jitter tolerance | $J_{D}$ | 0.37 | - | - | Ul p-p | 1 |
| Combined deterministic and random jitter tolerance | $J_{D R}$ | 0.55 | - | - | Ul p-p | 1 |
| Total jitter tolerance ${ }^{2}$ | $J_{T}$ | 0.65 | - | - | UI p-p | 1 |
| Bit error rate | BER | - | - | $10^{-12}$ | - | - |

Table 83. Aurora Receiver AC Timing Specifications (continued)
At recommended operating conditions with $\mathrm{XV}_{\mathrm{DD}}=1.5 \mathrm{~V}$ or 1.8 V

| Parameter | Symbol | Min | Typical | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Unit Interval: 2.5 GBaud | UI | $400-100 \mathrm{ppm}$ | 400 | $400+100 \mathrm{ppm}$ | ps | - |
| Unit Interval: 3.125 GBaud | UI | $320-100 \mathrm{ppm}$ | 320 | $320+100 \mathrm{ppm}$ | ps | - |
| Unit Interval: 5.0 GBaud | UI | $200-100 \mathrm{ppm}$ | 200 | $200+100 \mathrm{ppm}$ | ps | - |

## Note:

1. Measured at receiver
2. Total jitter is composed of three components: deterministic jitter, random jitter, and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 44. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.

### 2.20.8 SGMII Interface

Each SGMII port features a 4-wire AC-coupled serial link from the SerDes interface of the P4080, as shown in Figure 45, where $\mathrm{C}_{\mathrm{TX}}$ is the external (on board) AC-coupled capacitor. Each output pin of the SerDes transmitter differential pair features $50-\Omega$ output impedance. Each input of the SerDes receiver differential pair features $50-\Omega$ on-die termination to XGND. The reference circuit of the SerDes transmitter and receiver is shown in Figure 41.

### 2.20.8.1 SGMII Clocking Requirements for SD_REF_CLKn and SD_REF_CLKn

When operating in SGMII mode, the EC_GTX_CLK125 clock is not required for this port. Instead, a SerDes reference clock is required on SD_REF_CLK $n$ and $\overline{\text { SD_REF_CLKn }}$ pins. This section specifies SGMII requirements for SD_REF_CLK $n$ and $\overline{\text { SD_REF_CLKn }}$, where $n=[1-3]$. SerDes banks 1-3 may be used for SerDes SGMII configurations based on the RCW Configuration field SRDS_PRTCL.
For more information on these specifications, see Section 2.20.2, "SerDes Reference Clocks."

### 2.20.8.2 SGMII DC Electrical Characteristics

This section discusses the electrical characteristics for the SGMII interface.

### 2.20.8.2.1 SGMII Transmit DC Timing Specifications

Table 84 describe the SGMII SerDes transmitter and receiver AC-coupled DC electrical characteristics. Transmitter DC characteristics are measured at the transmitter outputs (SD_TXn and $\overline{\text { SD_TXn }}$ ) as shown in Figure 46.

Table 84. SGMII DC Transmitter Electrical Characteristics
At recommended operating conditions with $\mathrm{XV}_{\mathrm{DD}}=1.5 \mathrm{~V}$ or 1.8 V

| Parameter | Symbol | Min | Typ | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Output high voltage | $\mathrm{V}_{\mathrm{OH}}$ | - | - | $1.5 \times \mathrm{I} \mathrm{V}_{\mathrm{OD}} \mathrm{l}_{-\mathrm{max}}$ | mV | 1 |
| Output low voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{IV}_{\mathrm{OD}} \mathrm{I}_{-\mathrm{min}} / 2$ | - | - | mV | 1 |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Electrical Characteristics

Table 84. SGMII DC Transmitter Electrical Characteristics (continued)
At recommended operating conditions with $\mathrm{XV}_{\mathrm{DD}}=1.5 \mathrm{~V}$ or 1.8 V

| Parameter | Symbol | Min | Typ | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output differential voltage ${ }^{2,3,4}$ $\mathrm{XV}_{\mathrm{DD}-\mathrm{Typ}}$ at 1.5 V and 1.8 V ) | $\mathrm{V}_{\mathrm{OD}}{ }^{\prime}$ | 320 | 500.0 | 725.0 | mV | B(1-3)TECR(lane)0[ AMP_RED] =0b000000 |
|  |  | 293.8 | 459.0 | 665.6 |  | $\begin{gathered} \text { B(1-3)TECR(lane) } 0[ \\ \text { AMP_RED] } \\ =0 \mathrm{~B} 000010 \end{gathered}$ |
|  |  | 266.9 | 417.0 | 604.7 |  | $\begin{gathered} \text { B(1-3)TECR(lane)O[ } \\ \text { AMP_RED] } \\ =0 b 000101 \end{gathered}$ |
|  |  | 240.6 | 376.0 | 545.2 |  | $\begin{gathered} \text { B(1-3)TECR(lane)O[ } \\ \text { AMP_RED] } \\ =0 b 001000 \end{gathered}$ |
|  |  | 213.1 | 333.0 | 482.9 |  | $\begin{gathered} \text { B(1-3)TECR(lane)O[ } \\ \text { AMP_RED] } \\ =0 b 001100 \end{gathered}$ |
|  |  | 186.9 | 292.0 | 423.4 |  | $\begin{gathered} \text { B(1-3)TECR(lane)O[ } \\ \text { AMP_RED] } \\ =0 b 001111 \end{gathered}$ |
|  |  | 160.0 | 250.0 | 362.5 |  | $\begin{gathered} \text { B(1-3)TECR(lane)O[ } \\ \text { AMP_RED] } \\ =0 b 010011 \end{gathered}$ |
| Output impedance (single-ended) | $\mathrm{R}_{\mathrm{O}}$ | 40 | 50 | 60 | $\Omega$ | - |

## Notes:

1. This does not align to DC-coupled SGMII.

2. Example amplitude reduction setting for SGMII on SerDes bank 1 lane E: B1TECRE0[AMP_RED] = 0b000010 for an output differential voltage of 459 mV typical.
3. The $\mathrm{V}_{\mathrm{OD}} I$ value shown in the Typ column is based on the condition of XVDD _SRDSn-Typ $=1.5 \mathrm{~V}$ or 1.8 V , no common mode offset variation. SerDes transmitter is terminated with $100-\Omega$ differential load between SD_TXn and $\overline{\text { SD_TXn }}$.

Figure 45 shows an example of a 4-wire AC-coupled SGMII serial link connection.


Figure 45. 4-Wire AC-Coupled SGMII Serial Link Connection Example
Figure 46 shows the SGMII transmitter DC measurement circuit.


Figure 46. SGMII Transmitter DC Measurement Circuit

## Electrical Characteristics

### 2.20.8.2.2 SGMII DC Receiver Electrical Characteristics

Table 85 lists the SGMII DC receiver electrical characteristics. Source synchronous clocking is not supported. Clock is recovered from the data.

Table 85. SGMII DC Receiver Electrical Characteristics
At recommended operating conditions with $\mathrm{XV}_{\mathrm{DD}}=1.5 \mathrm{~V}$ or 1.8 V

| Parameter |  | Symbol | Min | Typ | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC Input voltage range |  | - | N/A |  |  | - | 1 |
| Input differential voltage | REIDL_CTL = 001xx | $\mathrm{V}_{\text {RX_DIFFp-p }}$ | 100 | - | 1200 | mV | 2, 4 |
|  | REIDL_CTL = 100xx |  | 175 | - |  |  |  |
| Loss of signal threshold | REIDL_CTL = 001xx | $\mathrm{V}_{\text {LOS }}$ | 30 | - | 100 | mV | 3, 4 |
|  | REIDL_CTL = 100xx |  | 65 | - | 175 |  |  |
| Receiver differential input impedance |  | $\mathrm{Z}_{\text {RX_DIFF }}$ | 80 | - | 120 | $\Omega$ | - |

## Notes:

1. Input must be externally AC coupled.
2. $\mathrm{V}_{\mathrm{RX} \text { _DIFFp-p }}$ is also referred to as peak-to-peak input differential voltage.
3. The concept of this parameter is equivalent to the electrical idle detect threshold parameter in PCI Express. Refer to Section 2.20.4.4, "PCI Express DC Physical Layer Receiver Specifications," and Section 2.20.4.5.2, "PCI Express AC Physical Layer Receiver Specifications," for further explanation.
4. The REIDL_CTL shown in the table refers to the P4080 SerDes control register B(1-3)GCR(lane)1[REIDL_CTL] bit field.

### 2.20.8.3 SGMII AC Timing Specifications

This section discusses the AC timing specifications for the SGMII interface.

### 2.20.8.3.1 SGMII Transmit AC Timing Specifications

Table 86 provides the SGMII transmit AC timing specifications. A source synchronous clock is not supported. The AC timing specifications do not include RefClk jitter.

Table 86. SGMII Transmit AC Timing Specifications
At recommended operating conditions with $X V_{D D}=1.5 \mathrm{~V}$ or 1.8 V

| Parameter | Symbol | Min | Typ | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Deterministic jitter | JD | - | - | 0.17 | UI p-p | - |
| Total jitter | JT | - | - | 0.35 | UI p-p | 2 |
| Unit Interval | UI | 799.92 | 800 | 800.08 | ps | 1 |
| AC coupling capacitor | $\mathrm{C}_{T X}$ | 75 | 100 | 200 | nF | 3 |

## Notes:

1. Each UI is $800 \mathrm{ps} \pm 100 \mathrm{ppm}$.
2. See Figure 48 for single frequency sinusoidal jitter limits
3. The external AC coupling capacitor is required. It is recommended that it be placed near the device transmitter outputs.

### 2.20.8.3.2 SGMII AC Measurement details

Transmitter and receiver AC characteristics are measured at the transmitter outputs (SD_TXn and $\overline{\mathrm{SD}} \mathbf{- T X n}$ ) or at the receiver inputs (SD_RXn and $\overline{\mathrm{SD} \_\mathrm{RXn}}$ ) respectively, as depicted in Figure 47.


Figure 47. SGMII AC Test/Measurement Load

## Electrical Characteristics

### 2.20.8.3.3 SGMII Receiver AC Timing Specification

Table 87 provides the SGMII receiver AC timing specifications. The AC timing specifications do not include RefClk jitter. Source synchronous clocking is not supported. Clock is recovered from the data.

## Table 87. SGMII Receive AC Timing Specifications

At recommended operating conditions with $\mathrm{XV}_{\mathrm{DD}}=1.5 \mathrm{~V}$ or 1.8 V

| Parameter | Symbol | Min | Typ | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Deterministic jitter tolerance | JD | 0.37 | - | - | Ul p-p | 1,2 |
| Combined deterministic and random jitter tolerance | JDR | 0.55 | - | - | Ul p-p | 1,2 |
| Total jitter tolerance | JT | 0.65 | - | - | UI p-p | 1,2 |
| Bit error ratio | BER | - | - | $10^{-12}$ | - | - |
| Unit Interval | UI | 799.92 | 800.00 | 800.08 | ps | 3 |

## Notes:

1. Measured at receiver
2. See the RapidIO ${ }^{\text {TM }} 1 \times / 4 \times$ LP Serial Physical Layer Specification for interpretation of jitter specifications.
3. Each UI is $800 \mathrm{ps} \pm 100 \mathrm{ppm}$.

The sinusoidal jitter in the total jitter tolerance may have any amplitude and frequency in the unshaded region of Figure 48.


Figure 48. Single Frequency Sinusoidal Jitter Limits

## 3 Hardware Design Considerations

### 3.1 System Clocking

This section describes the PLL configuration of the P4080.
This device includes 9 PLLs, as follows:

- There are 4 selectable core cluster PLLs which generate a core clock from the externally supplied SYSCLK input. Core complex 0-3 can select from CC1 PLL, CC2 PLL or CC3 PLL. Core complex 4-7 can select from CC3 PLL, CC4 PLL or CC1 PLL. The frequency ratio between each of the 4 core cluster PLLs and SYSCLK is selected using the configuration bits as described in Section 3.1.3, "e500-mc Core Cluster to SYSCLK PLL Ratio." The frequency for each core complex $0-7$ is selected using the configuration bits as described in Table 91 and Table 92."
- The platform PLL generates the platform clock from the externally supplied SYSCLK input. The frequency ratio between the platform and SYSCLK is selected using the platform PLL ratio configuration bits as described in Section 3.1.2, "Platform to SYSCLK PLL Ratio."
- The DDR block PLL generates the DDR clock from the externally supplied SYSCLK input (asynchronous mode) or from the platform clock (synchronous mode). The frequency ratio is selected using the Memory Controller Complex PLL multiplier/ratio configuration bits as described in Section 3.1.5, "DDR Controller PLL Ratios."
- Each of the three SerDes blocks has a PLL which generate a core clock from their respective externally supplied SD_REF_CLKn/SD_REF_CLKn inputs. The frequency ratio is selected using the SerDes PLL ratio configuration bits as described in Section 3.1.6, "SerDes PLL Ratio."


### 3.1.1 Clock Ranges

Table 88 provides the clocking specifications for the processor core, platform, memory, and local bus.
Table 88. Processor Clocking Specifications

| Characteristic | Maximum Processor Core Frequency |  |  |  |  |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1200 MHz |  | 1333 MHz |  | 1500 MHz |  |  |  |
|  | Min | Max | Min | Max | Min | Max |  |  |
| e500-mc core PLL frequency | 800 | 1200 | 800 | 1333 | 800 | 1500 | MHz | 1, 4 |
| e500-mc core frequency (core PLL/2) | 400 | 600 | 400 | 667 | 400 | 750 | MHz | 4 |
| Platform clock frequency |  | 600 |  | 667 |  | 800 | MHz |  |
|  | 600 |  | 600 |  | 600 |  |  | 1 |
| Memory bus clock frequency | 333 | 600 | 333 | 667 | 333 | 650 | MHz | 1, 2, 5, 6, 7 |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Hardware Design Considerations

Table 88. Processor Clocking Specifications (continued)

| Characteristic | Maximum Processor Core Frequency |  |  |  |  |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1200 MHz |  | 1333 MHz |  | 1500 MHz |  |  |  |
|  | Min | Max | Min | Max | Min | Max |  |  |
| Local bus clock frequency | - | 75 | - | 75 | - | 75 | MHz | 3 |
|  | - | 75 | - | 83.3 | - | 100 | MHz | 3 |
| PME and FMn | - | 450 | - | 542 | - | 600 | MHz | - |

## Notes:

1. Caution: The platform clock to SYSCLK ratio and e500-mc core to SYSCLK ratio settings must be chosen such that the resulting SYSCLK frequency, e500-mc (core) frequency, and platform clock frequency do not exceed their respective maximum or minimum operating frequencies.
2. The memory bus clock speed is half the DDR2/DDR3 data rate. DDR2 memory bus clock frequency is limited to $\max =400 \mathrm{MHz}$. DDR3 memory bus clock frequency is limited to $\min =400 \mathrm{MHz}$.
3. The local bus clock speed on $\operatorname{LCLK}[0: 1]$ is determined by the platform clock divided by the local bus ratio programmed in LCRR[CLKDIV]. Refer to the P4080 QorlQ Integrated Multicore Communication Processor Family Reference Manual, for more information.
4. The e500-mc core can run at e500-mc core complex PLL/1 or PLL/2. With a minimum core complex PLL frequency of 800 MHz , this results in a minimum allowable e500-mc core frequency of 400 MHz for PLL/2.
5. In synchronous mode, the memory bus clock speed is half the platform clock frequency. In other words, the DDR data rate is the same as the platform frequency. If the desired DDR data rate is higher than the platform frequency, asynchronous mode must be used.
6. In asynchronous mode, the memory bus clock speed is dictated by its own PLL.
7. DDR data rate frequency must be $\leq 2 \times$ platform frequency.

### 3.1.2 Platform to SYSCLK PLL Ratio

The allowed platform clock to SYSCLK ratios are shown in Table 89.
Note that in synchronous DDR mode, the DDR data rate is the determining factor for selecting the platform bus frequency because the platform frequency must equal the DDR data rate.
In asynchronous DDR mode, the memory bus clock frequency is decoupled from the platform bus frequency. The platform frequency must be greater than or equal to $1 / 2$ the DDR data rate.

For platform clock frequency targeting 667 MHz and above, set the RCW Configuration field SYS_PLL_CFG = 0b00. For $533-666-\mathrm{MHz}$ frequencies, set SYS_PLL_CFG = 0b01.

Table 89. Platform to SYSCLK PLL Ratios

| Binary Value of <br> SYS_PLL_RAT | Platform:SYSCLK Ratio |
| :---: | :---: |
| $0 \_0101$ | $5: 1$ |
| $0 \_0110$ | $6: 1$ |
| $0 \_0111$ | $7: 1$ |
| $0 \_1000$ | $8: 1$ |
| $0 \_1001$ | $9: 1$ |

Table 89. Platform to SYSCLK PLL Ratios (continued)

| Binary Value of <br> SYS_PLL_RAT | Platform:SYSCLK Ratio |
| :---: | :---: |
| 0_1010 | $10: 1$ |
| $0 \_1011$ | $11: 1$ |
| $0 \_1100$ | $12: 1$ |
| All Others | Reserved |

### 3.1.3 e500-mc Core Cluster to SYSCLK PLL Ratio

The clock ratio between SYSCLK and each of the 4 core cluster PLLs is determined by the binary value of the RCW Configuration field CCn_PLL_RAT. Table 90 describes the supported ratios. Note that for core cluster PLL frequency targeting 1 GHz and above must set RCW Configuration field CCn_PLL_CFG $=$ b' 00 , for frequency targeting below 1 GHz set CCn_PLL_CFG = b'01.
Table 90 lists the supported Core Cluster to SYSCLK ratios.
Table 90. e500-mc Core Cluster PLL to SYSCLK Ratios

| Binary Value of <br> CCn_PLL_RAT | Core Cluster:SYSCLK Ratio |
| :---: | :---: |
| 0_1000 | $8: 1$ |
| $0 \_1001$ | $9: 1$ |
| $0 \_1010$ | $10: 1$ |
| $0 \_1011$ | $11: 1$ |
| $0 \_1100$ | $12: 1$ |
| $0 \_1110$ | $14: 1$ |
| $0 \_1111$ | $16: 1$ |
| 1_0000 | Reserved |
| All Others |  |

### 3.1.4 e500-mc Core Complex PLL Select

The clock frequency of each e500-mc core complex is determined by the binary value of the RCW Configuration field CCn_PLL_SEL. Table 91 and Table 92 describe the supported ratios for each core complex, where each individual core complex can select a frequency from their respective tables.

## Hardware Design Considerations

Note, for Table 91, if CC3 PLL is ever used by any core $0-3$, its maximum allowed frequency is $80 \%$ of the maximum rated frequency of the core at nominal voltage.

Note, for Table 92, if CC1 PLL is ever used by any core 4-7, its maximum allowed frequency is $80 \%$ of the maximum rated frequency of the core at nominal voltage.

Table 91. e500-mc Core Complex [0-3] PLL Select

| Binary Value of Cn_PLL_SEL <br> for $\mathbf{n}=\mathbf{0 - 3}$ | e500-mc:Core Cluster Ratio |
| :---: | :---: |
| 0000 | $\mathrm{CC1} \mathrm{PLL} \mathrm{/1}$ |
| 0001 | $\mathrm{CC} 1 \mathrm{PLL} / 2$ |
| 0100 | $\mathrm{CC} 2 \mathrm{PLL} / 1$ |
| 0101 | $\mathrm{CC} 2 \mathrm{PLL} / 2$ |
| 1000 | $\mathrm{CC3} \mathrm{PLL} \mathrm{/1}$ |
| All Others | Reserved |

Table 92. e500-mc Core Complex [4-7] PLL Select

| Binary Value of Cn_PLL_SEL <br> for $\mathbf{n = 4 - 7}$ | e500-mc:Core Cluster Ratio |
| :---: | :---: |
| 0000 | CC1 PLL /1 |
| 1000 | CC3 PLL /1 |
| 1001 | CC3 PLL /2 |
| 1100 | CC4 PLL /1 |
| 1101 | CC4 PLL /2 |
| All Others | Reserved |

### 3.1.5 DDR Controller PLL Ratios

The dual DDR memory controller complexes can be synchronous with or asynchronous to the platform, depending on configuration. Both P4080 DDR controllers operate at the same frequency configuration.

Table 93 describes the clock ratio between the DDR memory controller PLLs and the externally supplied SYSCLK input (asynchronous mode) or from the platform clock (synchronous mode).

In asynchronous DDR mode, the DDR data rate to SYSCLK ratios supported are listed in Table 93. In synchronous mode, the DDR data rate to platform clock ratios supported are listed in Table 94. This ratio is determined by the binary value of the RCW Configuration field MEM_PLL_RAT (bits 10-14).

The RCW Configuration field MEM_PLL_CFG (bits 8-9) must be set to MEM_PLL_CFG $=0 \mathrm{~b} 01$ if the applied DDR PLL reference clock frequency is greater than the cutoff frequency listed in Table 93 and Table 94 for asynchronous and synchronous DDR clock ratios respectively, else set MEM_PLL_CFG $=0 \mathrm{~b} 00$.

## NOTE

The RCW Configuration field DDR_SYNC (bit 184) must be set to 0b0 for asynchronous mode and 0b1 for synchronous mode.
The RCW Configuration field DDR_RATE (bit 232) must be set to 0b0 for asynchronous mode and 0b1 for synchronous mode.

The RCW Configuration field DDR_RSV0 (bit 234) must be set to 0b0 for all ratios. In asynchronous DDR mode, the DDR data rate to SYSCLK ratios supported are listed in Table 93.

Table 93. Asynchronous DDR Clock Ratio

| Binary Value of <br> MEM_PLL_RAT $^{2}$ | DDR Data Rate:SYSCLK Ratio | Set MEM_PLL_CFG = 01 for SYSCLK Freq <br> 1 <br> (Rev 2.0 Silicon) |
| :---: | :---: | :---: |
| 0_0101 | $5: 1$ | $>96.7 \mathrm{MHz}$ |
| $0 \_0110$ | $6: 1$ | $\geq 83.3 \mathrm{MHz}$ |
| $0 \_1000$ | $8: 1$ | $>120.9 \mathrm{MHz}$ |
| $0 \_1001$ | $9: 1$ | $>107.4 \mathrm{MHz}$ |
| $0 \_1010$ | $10: 1$ | $>96.7 \mathrm{MHz}$ |
| $0 \_1100$ | $12: 1$ | $\geq 83.3 \mathrm{MHz}$ |
| $0 \_1101$ | $13: 1$ | $\geq 83.3 \mathrm{MHz}$ |
| 1_0000 | $16: 1$ | $\geq 83.3 \mathrm{MHz}$ |
| All Others | Reserved | - |
|  |  |  |

## Notes:

1. Set RCW field MEM_PLL_CFG = $0 b 01$ if the applied DDR PLL reference clock (SYSCLK) frequency is greater than given cutoff, else set to $0 b 00$ for frequency that is less than or equal to cutoff.
2. DDR data rate frequency must be $\leq 2 \times$ platform frequency. Platform frequency must be $\geq 1 / 2$ DDR data rate.

In synchronous mode, the DDR data rate to platform clock ratios supported are listed in Table 94.
Table 94. Synchronous DDR Clock Ratio

| Binary Value of MEM_PLL_RAT | DDR Data Rate:Platform CLK Ratio | Set MEM_PLL_CFG = $\mathbf{0 1}$ for Platform CLK Freq |
| :---: | :---: | :---: |
| 1 |  |  |
| 0_0001 | $1: 1$ | $>600 \mathrm{MHz}$ |
| All Others | Reserved | - |

## Notes:

1. Set MEM_PLL_CFG=0b01 if the applied DDR PLL reference clock (Platform clock) frequency is greater than given cutoff, else set to $0 b 00$ for frequency that is less than or equal to cutoff.

### 3.1.6 SerDes PLL Ratio

The clock ratio between each of the three SerDes PLLs and their respective externally supplied SD_REF_CLKn/SD_REF_CLKn inputs is determined by the binary value of the RCW Configuration field SRDS_RATIO_Bn as shown in Table 95. Furthermore, each SerDes lane grouping can be run at a SerDes PLL frequency divider determined by the binary value of the RCW Configuration field SRDS_DIV_Bn as shown in Table 96 and Table 97.

## Hardware Design Considerations

Table 95 lists the supported SerDes PLL Bank $n$ to SD_REF_CLK $n$ ratios.
Table 95. SerDes PLL Bank $\boldsymbol{n}$ to SD_REF_CLKn Ratios

| Binary Value of <br> SRDS_RATIO_Bn | SRDS_PLL_n:SD_REF_CLK $\boldsymbol{n}$ Ratio | NOTE |
| :---: | :---: | :---: |
| 000 | $10: 1$ | - |
| 001 | $20: 1$ | - |
| 010 | $25: 1$ | - |
| 011 | $40: 1$ | 1 |
| 100 | $50: 1$ | 1 |
| All Others | Reserved | Reserved |

## Notes:

1. SerDes bank 1only.

Table 96 and Table 97 list the supported SerDes PLL dividers. Table 96 shows the PLL divider support for each pair of lanes on SerDes Bank 1. Table 97 shows the PLL dividers supported for each 4 lane group for SerDes Banks 2 and 3.

Table 96. SerDes Bank 1 PLL Dividers

| Binary Value of SRDS_DIV_B1[0:4] | SerDes Bank 1 PLL Divider |
| :---: | :---: |
| Ob0 | Divide by 1 off Bank 1 PLL |
| Ob1 | Divide by 2 off Bank 1 PLL |

## Notes:

1. One bit (of 5 total SRDS_DIV_B1 bits) controls each pair of lanes. Where first bit controls config of lanes $A / B$ (or $0 / 1$ ) and last bit controls config of lanes I/J (or 8/9).

Table 97. SerDes Banks 2 and 3 PLL Dividers

| Binary Value of SRDS_DIV_Bn | SerDes Bank $\boldsymbol{n}$ PLL Divider |
| :---: | :---: |
| 0b0 | Divide by 1 off Bank $n$ PLL |
| 0b1 | Divide by 2 off Bank $n$ PLL |

Notes:

1. One bit controls all 4 lanes of each bank.
2. $\mathrm{n}=2$ or 3 (SerDes bank 2 or bank 3 )

### 3.1.7 Frame Manager (FMn) Clock Select

The frame managers, FM1 and FM2, can each be synchronous with or asynchronous to the platform, depending on configuration.

Table 98 describes the clocking options that may be applied to each FM. The clock selection is determined by the binary value of the RCW Clocking Configuration fields FM1_CLK_SEL and FM2_CLK_SEL.

Table 98. Frame Manager (FMn) Clock Select

| Binary Value of FMn_CLK_SEL | FM $\boldsymbol{n}$ Frequency |
| :---: | :---: |
| Ob0 | Platform Clock Frequency $/ 2$ |
| 0b1 | Core Cluster 3 Frequency $/ 2^{1}$ |

## Notes:

1. For asynchronous mode, max frequency refer to Table 88.

### 3.1.8 Pattern Matching Engine (PME) Clock Select

The PME can be synchronous with or asynchronous to the platform, depending on configuration.
Table 99 describes the clocking options that may be applied to the PME. The clock selection is determined by the binary value of the RCW Clocking Configuration field PME_CLK_SEL.

Table 99. Pattern Matching Engine Clock Select

| Binary Value of PME_CLK_SEL | PME Frequency |
| :---: | :---: |
| $0 b 0$ | Platform Clock Frequency $/ 2$ |
| $0 b 1$ | Core Cluster 3 Frequency $/ 2^{1}$ |

## Notes:

1. For asynchronous mode, max frequency refer to Table 88.

### 3.1.9 Frequency Options

This section discusses interface frequency options.

### 3.1.9.1 SYSCLK and Platform Frequency Options

Table 100 shows the expected frequency options for SYCLK and platform frequencies.
Table 100. SYSCLK and Platform Frequency Options

| Platform: SYSCLK Ratio | SYSCLK (MHz) |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 83.33 | 100.00 | 111.11 | 133.33 |
|  | Platform Frequency ( $\mathbf{M H z}^{1}$ |  |  |  |
| 5:1 |  |  |  | 666 |
| 6:1 |  | 600 | 666 | 799 |
| 7:1 |  | 700 | 777 |  |
| 8:1 | 666 | 800 |  |  |
| 9:1 | 749 |  |  |  |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Hardware Design Considerations

Table 100. SYSCLK and Platform Frequency Options (continued)

| $10: 1$ |
| :---: |
| $11: 1$ |
| $12: 1$ |

## Notes:

1. Platform frequency values are shown rounded down to the nearest whole number (decimal place accuracy removed)

### 3.1.9.2 Minimum Platform Frequency Requirements for High-Speed Interfaces

The platform clock frequency must be considered for proper operation of high-speed interfaces as described below.
Note per Table 88, the minimum platform frequency supported on the P 4080 will always meet the minimum platform frequency requirements for high-speed interfaces given in the formulas below.

For proper PCI Express operation, the platform clock frequency must be greater than or equal to:

```
527 MHz x (PCI Express link width)
    8
```

Figure 49. Gen 1 PEX Minimum Platform Frequency

## 527 MHz x (PCI Express link width) <br> 4

Figure 50. Gen 2 PEX Minimum Platform Frequency
See the "Link Width" section of the P4080 QorIQ Integrated Multicore Communication Processor Family Reference Manual for PCI Express interface width details. Note that "PCI Express link width" in the above equation refers to the negotiated link width as the result of PCI Express link training, which may or may not be the same as the link width POR selection.

For proper serial RapidIO operation, the platform clock frequency must be greater than or equal to:
$\frac{2 \times(0.8512) \times(\text { serial RapidIO interface frequency }) \times(\text { serial RapidIO link }}{64}$

Figure 51. Serial RapidIO Minimum Platform Frequency
See the "1x/4x LP-Serial Signal Descriptions" section of the P4080 QorIQ Integrated Multicore Communication Processor Family Reference Manual for serial RapidIO interface width and frequency details.

### 3.2 Supply Power Setting

P4080 is capable of supporting multiple power supply levels on its I/O supplies. The I/O voltage select inputs, shown in Table 101, properly configure the receivers and drivers of the I/Os associated with the BVDD, CVDD, and LVDD power planes, respectively.

## WARNING

Incorrect voltage select settings can lead to irreversible device damage.

Table 101. I/O Voltage Selection

| Signals | Value (Binary) | VDD Voltage Selection |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | BVDD | CVDD | LVDD |
| IO_VSEL[0:4] | 0_0000 | 3.3 V | 3.3 V | 3.3 V |
|  | 0_0001 | 3.3 V | 3.3 V | 2.5 V |
|  | 0_0010 | 3.3 V | 3.3 V | 1.8 V |
|  | 0_0011 | 3.3 V | 2.5 V | 3.3 V |
|  | 0_0100 | 3.3 V | 2.5 V | 2.5 V |
|  | 0_0101 | 3.3 V | 2.5 V | 1.8 V |
|  | 0_0110 | 3.3 V | 1.8 V | 3.3 V |
|  | 0_0111 | 3.3 V | 1.8 V | 2.5 V |
|  | 0_1000 | 3.3 V | 1.8 V | 1.8 V |
|  | 0_1001 | 2.5 V | 3.3 V | 3.3 V |
|  | 0_1010 | 2.5 V | 3.3 V | 2.5 V |
|  | 0_1011 | 2.5 V | 3.3 V | 1.8 V |
|  | 0_1100 | 2.5 V | 2.5 V | 3.3 V |
|  | 0_1101 | 2.5 V | 2.5 V | 2.5 V |
|  | 0_1110 | 2.5 V | 2.5 V | 1.8 V |
|  | 0_1111 | 2.5 V | 1.8 V | 3.3 V |
|  | 1_0000 | 2.5 V | 1.8 V | 2.5 V |
|  | 1_0001 | 2.5 V | 1.8 V | 1.8 V |
|  | 1_0010 | 1.8 V | 3.3 V | 3.3 V |
|  | 1_0011 | 1.8 V | 3.3 V | 2.5 V |
|  | 1_0100 | 1.8 V | 3.3 V | 1.8 V |
|  | 1_0101 | 1.8 V | 2.5 V | 3.3 V |
|  | 1_0110 | 1.8 V | 2.5 V | 2.5 V |
|  | 1_0111 | 1.8 V | 2.5 V | 1.8 V |
|  | 1_1000 | 1.8 V | 1.8 V | 3.3 V |
|  | 1_1001 | 1.8 V | 1.8 V | 2.5 V |
|  | 1_1010 | 1.8 V | 1.8 V | 1.8 V |
|  | 1_1011 | 3.3 V | 3.3 V | 3.3 V |
|  | 1_1100 | 3.3 V | 3.3 V | 3.3 V |
|  | 1_1101 | 3.3 V | 3.3 V | 3.3 V |
|  | 1_1110 | 3.3 V | 3.3 V | 3.3 V |
|  | 1_1111 | 3.3 V | 3.3 V | 3.3 V |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Hardware Design Considerations

### 3.3 Power Supply Design

### 3.3.1 PLL Power Supply Filtering

Each of the PLLs described in Section 3.1, "System Clocking," is provided with power through independent power supply pins
 directly from the $\mathrm{V}_{\mathrm{DD}}$ _PL source through a low frequency filter scheme. $\mathrm{AV}_{\mathrm{DD}_{-} \text {SRDSn }}$ voltages must be derived directly from the $\mathrm{SV}_{\mathrm{DD}}$ source through a low frequency filter scheme.

The recommended solution for PLL filtering is to provide independent filter circuits per PLL power supply, as illustrated in Figure 52, one for each of the $\mathrm{AV}_{\mathrm{DD}}$ pins. By providing independent filters to each PLL, the opportunity to cause noise injection from one PLL to the other is reduced.

This circuit is intended to filter noise in the PLL's resonant frequency range from a $500-\mathrm{kHz}$ to $10-\mathrm{MHz}$ range.
Each circuit should be placed as close as possible to the specific $\mathrm{AV}_{\mathrm{DD}}$ pin being supplied to minimize noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the $A V_{D D}$ pin, which is on the periphery of the footprint, without the inductance of vias.

Figure 52 shows the PLL power supply filter circuit.
Where:

$$
\begin{aligned}
& \mathrm{R}=5 \Omega \pm 5 \% \\
& \mathrm{C} 1=10 \mu \mathrm{~F} \pm 10 \%, 0603, \mathrm{X} 5 \mathrm{R}, \text { with } \mathrm{ESL} \leq 0.5 \mathrm{nH} \\
& \mathrm{C} 2=1.0 \mu \mathrm{~F} \pm 10 \%, 0402, \mathrm{X} 5 \mathrm{R}, \text { with } \mathrm{ESL} \leq 0.5 \mathrm{nH}
\end{aligned}
$$

## NOTE

A higher capacitance value for C2 may be used to improve the filter as long as the other C2 parameters do not change ( 0402 body, X5R, ESL $\leq 0.5 \mathrm{nH}$ ).

Voltage for $A V_{D D}$ is defined at the input of the PLL supply filter and not the pin of $A V_{D D}$.


Figure 52. PLL Power Supply Filter Circuit
The $A V_{\text {DD_SRDS }}$ signals provides power for the analog portions of the SerDes PLL. To ensure stability of the internal clock, the power supplied to the PLL is filtered using a circuit similar to the one shown in following Figure 53. For maximum effectiveness, the filter circuit is placed as closely as possible to the $A V_{\text {DD_SRDSn }}$ balls to ensure it filters out as much noise as possible. The ground connection should be near the $\mathrm{AV}_{\mathrm{DD} \_ \text {SRDSn }}$ balls. The $0.003-\mu \mathrm{F}$ capacitor is closest to the balls, followed by two $2.2-\mu$ F capacitors, and finally the $1-\Omega$ resistor to the board supply plane. The capacitors are connected from AV DD_SRDSn to the ground plane. Use ceramic chip capacitors with the highest possible self-resonant frequency. All traces should be kept short, wide, and direct.


Figure 53. SerDes PLL Power Supply Filter Circuit

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

Note the following:

- $\mathrm{AV}_{\text {DD_SRDSn }}$ should be a filtered version of $\mathrm{SV}_{\mathrm{DD}}$.
- Signals on the SerDes interface are fed from the $X V_{\text {DD }}$ power plane.
- Voltage for $\mathrm{AV}_{\mathrm{DD} \_ \text {SRDSn }}$ is defined at the PLL supply filter and not the pin of $\mathrm{AV}_{\mathrm{DD} \_ \text {SRDSn }}$.
- An 0805 sized capacitor is recommended for system initial bring-up.


### 3.3.2 $\quad \mathrm{XV}_{\mathrm{DD}}$ Power Supply Filtering

$X V_{D D}$ may be supplied by a linear regulator or sourced by a filtered $G V_{D D}$. Systems may design in both options to allow flexibility to address system noise dependencies.
An example solution for $X V_{D D}$ filtering, where $X V_{D D}$ is sourced from $G V_{D D}$, is illustrated in Figure 54. The component values in this example filter are system dependent and are still under characterization, component values may need adjustment based on the system or environment noise.

Where:
$\mathrm{C} 1=2.2 \mu \mathrm{~F} \pm 10 \%, \mathrm{X} 5 \mathrm{R}$, with $\mathrm{ESL} \leq 0.5 \mathrm{nH}$
$\mathrm{C} 2=2.2 \mu \mathrm{~F} \pm 10 \%$, X 5 R , with $\mathrm{ESL} \leq 0.5 \mathrm{nH}$
$\mathrm{F} 1=120 \Omega$ at $100-\mathrm{MHz} 2 \mathrm{~A} 25 \% 0603$ Ferrite
$\mathrm{F} 2=120 \Omega$ at $100-\mathrm{MHz} 2 \mathrm{~A} 25 \% 0603$ Ferrite


Figure 54. XV DD Power Supply Filter Circuit

### 3.4 Decoupling Recommendations

Due to large address and data buses, and high operating frequencies, the device can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the P 4080 system, and the device itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each $V_{D D}, \mathrm{BV}_{\mathrm{DD}}, \mathrm{OV}_{\mathrm{DD}}, \mathrm{CV}_{\mathrm{DD}}, \mathrm{GV}_{\mathrm{DD}}$, and $\mathrm{LV}_{\mathrm{DD}}$ pin of the device. These decoupling capacitors should receive their power from separate $\mathrm{V}_{\mathrm{DD}}, \mathrm{BV}_{\mathrm{DD}}, \mathrm{OV}_{\mathrm{DD}}, \mathrm{CV}_{\mathrm{DD}}$, $\mathrm{GV}_{\mathrm{DD}}, L V_{\mathrm{DD}}$, and GND power planes in the PCB, utilizing short traces to minimize inductance. Capacitors may be placed directly under the device using a standard escape pattern. Others may surround the part.
These capacitors should have a value of 0.01 or $0.1 \mu \mathrm{~F}$. Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0402 or 0603 sizes.

In addition, it is recommended that there be several bulk storage capacitors distributed around the PCB , feeding the $\mathrm{V}_{\mathrm{DD}}, \mathrm{BV}_{\mathrm{DD}}$, $\mathrm{OV}_{\mathrm{DD}}, \mathrm{CV}_{\mathrm{DD}}, \mathrm{GV}_{\mathrm{DD}}$, and $L V_{\mathrm{DD}}$ planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors-100-330 $\mu \mathrm{F}$ (AVX TPS tantalum or Sanyo OSCON).

### 3.5 SerDes Block Power Supply Decoupling Recommendations

The SerDes block requires a clean, tightly regulated source of power ( $\mathrm{SV}_{\mathrm{DD}}$ and $\mathrm{XV}_{\mathrm{DD}}$ ) to ensure low jitter on transmit and reliable recovery of data in the receiver. An appropriate decoupling scheme is outlined below.

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Hardware Design Considerations

Only SMT capacitors should be used to minimize inductance. Connections from all capacitors to power and ground should be done with multiple vias to further reduce inductance.

- First, the board should have at least $10 \times 10-\mathrm{nF}$ SMT ceramic chip capacitors as close as possible to the supply balls of the device. Where the board has blind vias, these capacitors should be placed directly below the chip supply and ground connections. Where the board does not have blind vias, these capacitors should be placed in a ring around the device as close to the supply and ground connections as possible.
- Second, there should be a $1-\mu \mathrm{F}$ ceramic chip capacitor on each side of the device. This should be done for all SerDes supplies.
- Third, between the device and any SerDes voltage regulator there should be a $10-\mu \mathrm{F}$, low ESR SMT tantalum chip capacitor and a $100-\mu \mathrm{F}$, low ESR SMT tantalum chip capacitor. This should be done for all SerDes supplies.


### 3.6 Connection Recommendations

To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. All unused active low inputs should be tied to $V_{D D}, \mathrm{BV}_{\mathrm{DD}}, \mathrm{CV}_{\mathrm{DD}}, \mathrm{OV}_{\mathrm{DD}}, \mathrm{GV}_{\mathrm{DD}}$, and $\mathrm{LV}_{\mathrm{DD}}$ as required. All unused active high inputs should be connected to GND. All NC (no-connect) signals must remain unconnected. Power and ground connections must be made to all external $\mathrm{V}_{\mathrm{DD}}, \mathrm{BV}_{\mathrm{DD}}, \mathrm{CV}_{\mathrm{DD}}, \mathrm{OV}_{\mathrm{DD}}, \mathrm{GV}_{\mathrm{DD}}, \mathrm{LV}_{\mathrm{DD}}$, and GND pins of the device.
The Ethernet controllers 1 and/or 2 input pins may be disabled by setting their respective RCW Configuration field EC1 (bits 360-361) to 0b11, and EC2 (bits 363-365) to 0b111 = No parallel mode Ethernet, no USB. When disabled, these inputs do not need to be externally pulled to an appropriate signal level.

EC_GTX_CLK125 is a 125-MHz input clock shared among all dTSEC ports. If the dTSEC ports are not used for RGMII, the EC_GTX_CLK125 input can be tied off to GND.
If RCW field DMA1 = 0b1 (RCW bit 384), the DMA1 external interface is not enabled and the $\overline{\text { DMA1_DDONE0 }}$ pin should be left as a no connect.

If RCW field I2C3 = 0b11 (RCW bits 369-370) is selected, the SDHC_WP and $\overline{\text { SDHC_CD }}$ input signals are enabled for external use. If SDHC_WP and $\overline{\text { SDHC_CD }}$ are selected an not used, they must be externally pulled low such that SDHC_WP $=0=$ write enabled and $\overline{\text { SDHC_CD }}=0=$ card detected. If RCW field I2C3 $!=0 b 11$, thereby selecting either I2C3 or GPIO functionality, SDHC_WP and $\overline{\text { SDHC_CD }}$ are internally driven such that SDHC_WP = write enabled and $\overline{\text { SDHC_CD }}=$ card detected and the selected I2C3 or GPIO external pin functionality maybe used.
The P4080 may be run with cores 4-7 disabled by connecting TEST_SEL to GND. In this mode, it is recommended that the associated power plane, $\mathrm{V}_{\mathrm{DD}} \mathrm{CB}$, be tied to the GND plane as well to save static power. Note that with $\overline{\mathrm{TEST}} \mathrm{SEL}=0$, SVR $=0 \times 8201 \_0010$ for 4 core P4080 without security and SVR $=0 \times 8209 \_0010$ for 4 core P4080E with security.

The TMP_DETECT pin is an active low input to the Security Monitor (reference the Secure Boot and Trust Architecture chapter of the P4080 QorIQ Integrated Multicore Communication Processor Family Reference Manual). When using Trust
Architecture functionality, external logic must ramp TMP_DETECT with $\mathrm{OV}_{\mathrm{DD}}$. If not using Trust Architecture functionality, TMP_DETECT must be tied to $\mathrm{OV}_{\mathrm{DD}}$ to prevent the input from going low.

### 3.6.1 Legacy JTAG Configuration Signals

Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in Figure 56. Care must be taken to ensure that these pins are maintained at a valid deasserted state under normal operating conditions as most have asynchronous behavior and spurious assertion will give unpredictable results.
Boundary-scan testing is enabled through the JTAG interface signals. The TRST signal is optional in the IEEE Std 1149.1 specification, but it is provided on all processors built on Power Architecture technology. The device requires TRST to be asserted during power-on reset flow to ensure that the JTAG boundary logic does not interfere with normal chip operation. While the TAP controller can be forced to the reset state using only the TCK and TMS signals, generally systems assert TRST during the power-on reset flow. Simply tying TRST to PORESET is not practical because the JTAG interface is also used for accessing the common on-chip processor (COP), which implements the debug interface to the chip.

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

The COP function of these processors allow a remote computer system (typically, a PC with dedicated hardware and debugging software) to access and control the internal operations of the processor. The COP interface connects primarily through the JTAG port of the processor, with some additional status monitoring signals. The COP port requires the ability to independently assert PORESET or TRST in order to fully control the processor. If the target system has independent reset sources, such as voltage monitors, watchdog timers, power supply failures, or push-button switches, then the COP reset signals must be merged into these signals with logic.
The arrangement shown in Figure 56 allows the COP port to independently assert $\overline{\text { PORESET }}$ or $\overline{\text { TRST }}$, while ensuring that the target can drive $\overline{\text { PORESET }}$ as well.
The COP interface has a standard header, shown in Figure 55, for connection to the target system, and is based on the 0.025 " square-post, $0.100^{\prime \prime}$ centered header assembly (often called a Berg header). The connector typically has pin 14 removed as a connector key.

The COP header adds many benefits such as breakpoints, watchpoints, register and memory examination/modification, and other standard debugger features. An inexpensive option can be to leave the COP header unpopulated until needed.
There is no standardized way to number the COP header; so emulator vendors have issued many different pin numbering schemes. Some COP headers are numbered top-to-bottom then left-to-right, while others use left-to-right then top-to-bottom. Still others number the pins counter-clockwise from pin 1 (as with an IC). Regardless of the numbering scheme, the signal placement recommended in Figure 55 is common to all known emulators.

### 3.6.1.1 Termination of Unused Signals

If the JTAG interface and COP header will not be used, Freescale recommends the following connections:

- $\overline{\text { TRST }}$ should be tied to $\overline{\text { PORESET }}$ through a $0 \mathrm{k} \Omega$ isolation resistor so that it is asserted when the system reset signal ( $\overline{\text { PORESET }}$ ) is asserted, ensuring that the JTAG scan chain is initialized during the power-on reset flow. Freescale recommends that the COP header be designed into the system as shown in Figure 56. If this is not possible, the isolation resistor will allow future access to $\overline{\text { TRST }}$ in case a JTAG interface may need to be wired onto the system in future debug situations.
- No pull-up/pull-down is required for TDI, TMS or TDO.


Figure 55. Legacy COP Connector Physical Pinout

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Hardware Design Considerations



## Notes:

1. The COP port and target board should be able to independently assert PORESET and TRST to the processor in order to fully control the processor as shown here.
2. Populate this with a $10 \Omega$ resistor for short-circuit/current-limiting protection.
3. The KEY location (pin 14) is not physically present on the COP header.
4. Although pin 12 is defined as a No-Connect, some debug tools may use pin 12 as an additional GND pin for improved signal integrity.
5.This switch is included as a precaution for BSDL testing. The switch should be closed to position A during BSDL testing to avoid accidentally asserting the TRST line. If BSDL testing is not being performed, this switch should be closed to position B.
5. Asserting HRESET causes a hard reset on the device.

Figure 56. Legacy JTAG Interface Connection

### 3.6.2 Aurora Configuration Signals

Correct operation of the Aurora interface requires configuration of a group of system control pins as demonstrated in Figure 57 and Figure 58. Care must be taken to ensure that these pins are maintained at a valid deasserted state under normal operating conditions as most have asynchronous behavior and spurious assertion will give unpredictable results.
Freescale recommends that the Aurora 22 pin duplex connector be designed into the system as shown in Figure 59 or the 70 pin duplex connector be designed into the system as shown in Figure 60.

If the Aurora interface will not be used, Freescale recommends the legacy COP header be designed into the system as described in Section 3.6.1.1, "Termination of Unused Signals."

| TX0+ | 1 | 2 | VIO (VSense) |
| :---: | :---: | :---: | :---: |
| TXO- | 3 | 4 | TCK |
| GND | 5 | 6 | TMS |
| TX1+ | 7 | 8 | TDI |
| TX1- | 9 | 10 | TDO |
| GND | 11 | 12 | TRST |
| RX0+ | 13 | 14 | Vendor I/O 0 |
| RXO- | 15 | 16 | Vendor I/O 1 |
| GND | 17 | 18 | Vendor I/O 2 |
| RX1+ | 19 | 20 | Vendor I/O 3 |
| RX1- | 21 | 22 | RESET |

Figure 57. Aurora 22 Pin Connector Duplex Pinout

| TX0+ | 1 | 2 | VIO (VSense) |
| :---: | :---: | :---: | :---: |
| TX0- | 3 | 4 | TCK |
| GND | 5 | 6 | TMS |
| TX1+ | 7 | 8 | TDI |
| TX1- | 9 | 10 | TDO |
| GND | 11 | 12 | TRST |
| RX0+ | 13 | 14 | Vendor I/O 0 |
| RXO- | 15 | 16 | Vendor I/O 1 |
| GND | 17 | 18 | Vendor I/O 2 |
| RX1+ | 19 | 20 | Vendor I/O 3 |
| RX1- | 21 | 22 | RESET |
| GND | 23 | 24 | GND |
| TX2+ | 25 | 26 | CLK+ |
| TX2- | 27 | 28 | CLK- |
| GND | 29 | 30 | GND |
| TX3+ | 31 | 32 | Vendor I/O 4 |
| TX3- | 33 | 34 | Vendor I/O 5 |
| GND | 35 | 36 | GND |
| RX2+ | 37 | 38 | N/C |
| RX2- | 39 | 40 | N/C |
| GND | 41 | 42 | GND |
| RX3+ | 43 | 44 | N/C |
| RX3- | 45 | 46 | N/C |
| GND | 47 | 48 | GND |
| TX4+ | 49 | 50 | N/C |
| TX4- | 51 | 52 | N/C |
| GND | 53 | 54 | GND |
| TX5+ | 55 | 56 | N/C |
| TX5- | 57 | 58 | N/C |
| GND | 59 | 60 | GND |
| TX6+ | 61 | 62 | N/C |
| TX6- | 63 | 64 | N/C |
| GND | 65 | 66 | GND |
| TX7+ | 67 | 68 | N/C |
| TX7- | 69 | 70 | N/C |

Figure 58. Aurora 70 Pin Connector Duplex Pinout


1. The Aurora port and target board should be able to independently assert PORESET and TRST to the processor in order to fully control the processor as shown here.
2. Populate this with a $1 \mathrm{k} \Omega$ resistor for short-circuit/current-limiting protection.
3.This switch is included as a precaution for BSDL testing. The switch should be closed to position A during BSDL testing to avoid accidentally asserting the TRST line. If BSDL testing is not being performed, this switch should be closed to position B.
3. Asserting HRESET causes a hard reset on the device. $\overline{\text { HRESET is not used by the Aurora } 22 \text { pin connector. }}$

Figure 59. Aurora 22 Pin Connector Duplex Interface Connection

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Hardware Design Considerations



Figure 60. Aurora 70 Pin Connector Duplex Interface Connection

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

### 3.6.3 Guidelines for High-Speed Interface Termination

### 3.6.3.1 SerDes Interface Entirely Unused

If the high-speed SerDes interface is not used at all, the unused pin should be terminated as described in this section.
The following pins must be left unconnected:

- SD_TX[17:0]
- $\overline{\text { SD_TX }}$ [17:0]

The following pins must be connected to SGND:

- SD_RX[17:0]
- SD_RX[17:0]
- SD_REF_CLK1, SD_REF_CLK2, SD_REF_CLK3
- $\overline{\text { SD_REF_CLK1 }}, \overline{\text { SD_REF_CLK2 }}, \overline{\text { SD_REF_CLK3 }}$

The following pins must be left unconnected:

- SD_IMP_CAL_RX
- SD_IMP_CAL_TX

In the RCW configuration fields SRDS_LPD_B1, SRDS_LPD_B2 and SRDS_LPD_B3, all bits must be set to power down all the lanes in each bank.

The RCW configuration field SRDS_EN may be cleared to power down the SerDes block for power saving.
RCW[SRDS_EN] = 0 will powerdown the PLLs of all three banks.
Additionally, software may configure SRDSBnRSTCTL[SDPD] = 1 for the unused banks to power down the SerDes bank PLLs for power savings.

Note that both SVDD and XVDD must remain powered.

### 3.6.3.2 SerDes Interface Partly Unused

If only part of the high speed SerDes interface pins are used, the remaining high-speed serial I/O pins should be terminated as described in this section.
The following unused pins must be left unconnected:

- SD_TX[n]
- $\overline{\text { SD_TX }}[n]$

The following unused pins must be connected to SGND:

- SD_RX[n]
- $\overline{\mathrm{SD} \_\mathrm{RX}}[n]$
- SD_REF_CLK1, $\overline{\text { SD_REF_CLK1 }}$ (If entire SerDes bank 1 unused)
- SD_REF_CLK2, $\overline{\text { SD_REF_CLK2 }}$ (If entire SerDes bank 2 unused)
- SD_REF_CLK3, $\overline{\text { SD_REF_CLK3 }}$ (If entire SerDes bank 2 and 3 are unused)


## Hardware Design Considerations

In the RCW configuration field SRDS_LPD_Bn for each bank, the respective bit for each unused lane must be set to power down the lane.

If an entire SerDes bank is unused, software may configure SRDSBnRSTCTL[SDPD] = 1 for the unused bank to power down the SerDes bank PLL for power savings, however, SerDes bank 3 PLL may only be powered down if the entire SerDes bank 2 and 3 are unused.

### 3.7 Recommended Thermal Model

Information about Flotherm models of the package or thermal data not available in this document can be obtained from your local Freescale sales office.

### 3.8 Thermal Management Information

This section provides thermal management information for the flip chip plastic ball grid array (FC-PBGA) package for air-cooled applications. Proper thermal control design is primarily dependent on the system-level design-the heat sink, airflow, and thermal interface material. The P4080 implements several features designed to assist with thermal management, including the temperature diode. The temperature diode allows an external device to monitor the die temperature in order to detect excessive temperature conditions and alert the system; see Section 3.8.3, "Temperature Diode," for more information.
The recommended attachment method to the heat sink is illustrated in Figure 61. The heat sink should be attached to the printed-circuit board with the spring force centered over the die. This spring force should not exceed 10 pounds force (45 Newton).


Figure 61. Package Exploded Cross-Sectional View—FC-PBGA (with Lid) Package
The system board designer can choose between several types of heat sinks to place on the device. There are several commercially-available thermal interfaces to choose from in the industry. Ultimately, the final selection of an appropriate heat sink depends on many factors, such as thermal performance at a given air velocity, spatial volume, mass, attachment method, assembly, and cost.

### 3.8.1 Internal Package Conduction Resistance

For the package, the intrinsic internal conduction thermal resistance paths are as follows:

- The die junction-to-case thermal resistance
- The die junction-to-lid-top thermal resistance
- The die junction-to-board thermal resistance

Figure 62 depicts the primary heat transfer path for a package with an attached heat sink mounted to a printed-circuit board.

(Note the internal versus external package resistance)
Figure 62. Package with Heat Sink Mounted to a Printed-Circuit Board
The heat sink removes most of the heat from the device. Heat generated on the active side of the chip is conducted through the silicon and through the heat sink attach material (or thermal interface material), and finally to the heat sink. The junction-to-case thermal resistance is low enough that the heat sink attach material and heat sink thermal resistance are the dominant terms.

### 3.8.2 Thermal Interface Materials

A thermal interface material is required at the package-to-heat sink interface to minimize the thermal contact resistance. The performance of thermal interface materials improves with increasing contact pressure; this performance characteristic chart is generally provided by the thermal interface vendor. The recommended method of mounting heat sinks on the package is by means of a spring clip attachment to the printed-circuit board (see Figure 61).
The system board designer can choose among several types of commercially-available thermal interface materials.

### 3.8.3 Temperature Diode

The P4080 has a temperature diode on the microprocessor that can be used in conjunction with other system temperature monitoring devices (such as Analog Devices, ADT7461A ${ }^{\text {TM }}$ ). These devices use the negative temperature coefficient of a diode operated at a constant current to determine the temperature of the microprocessor and its environment.
The following are the specifications of the P4080 on-board temperature diode:
Operating range: $10-230 \mu \mathrm{~A}$
Ideality factor over $13.5-220 \mu \mathrm{~A}: \mathrm{n}=1.007 \pm 0.008$

## 4 Package Information

The following section describes the detailed content and mechanical description of the package.

### 4.1 Package Parameters for the P4080 FC-PBGA

The package parameters are as provided in the following list. The package type is $37.5 \mathrm{~mm} \times 37.5 \mathrm{~mm}, 1295$ flip chip plastic ball grid array (FC-PBGA).

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Package Information

Package outline
Interconnects
Ball Pitch
Ball Diameter (typical)
Solder Balls
Module height (typical)
$37.5 \mathrm{~mm} \times 37.5 \mathrm{~mm}$
1295
1.0 mm
0.60 mm
96.5\% Sn, 3\% Ag, $0.5 \% \mathrm{Cu}$
2.88 mm to 3.53 mm (maximum)

### 4.2 Mechanical Dimensions of the P4080 FC-PBGA

Figure 63 shows the mechanical dimensions and bottom surface nomenclature of the P4080


Figure 63. Mechanical Dimensions of the P4080 FC-PBGA with Full Lid
NOTES:

1. All dimensions are in millimeters.
2. Dimensions and tolerances per ASME Y14.5M-1994.

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## Security Fuse Processor

3. All dimensions are symmetric across the package center lines unless dimensioned otherwise.
4. Maximum solder ball diameter measured parallel to datum $A$.
5. Datum A, the seating plane, is determined by the spherical crowns of the solder balls.
6. Parallelism measurement shall exclude any effect of mark on top surface of package.

## 5 Security Fuse Processor

The P4080 implements the QorIQ platform's Trust Architecture, supporting capabilities such as secure boot. Use of the Trust Architecture features is dependent on programming fuses in the Security Fuse Processor (SFP). The details of the Trust Architecture and SFP can be found in the P4080 QorIQ Integrated Multicore Communication Processor Family Reference Manual.

In order to program SFP fuses, the user is required to supply 1.5 V to the $\mathrm{POV}_{\mathrm{DD}}$ pin per Section 2.2, "Power Sequencing." $\mathrm{POV}_{\mathrm{DD}}$ should only be powered for the duration of the fuse programming cycle, with a per device limit of two fuse programming cycles. All other times $\mathrm{POV}_{\mathrm{DD}}$ should be connected to GND. The sequencing requirements for raising and lowering POV DD are shown in Figure 8. To ensure device reliability, fuse programming must be performed within the recommended fuse programming temperature range per Table 3.

Users not implementing the QorIQ platform's Trust Architecture features are not required to program fuses and should connect $P_{O V}$ to GND.

## 6 Ordering Information

Please contact your local Freescale sales office or regional marketing team for order information.

### 6.1 Part Numbering Nomenclature

Table 102 provides the Freescale QorIQ platform part numbering nomenclature.
Table 102. Part Numbering Nomenclature

| $p$ | $n$ | $n n$ | $n$ | $\boldsymbol{x}$ | $t$ | $e$ | $n$ | c | d | $r$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Generation | Platform | Number of Cores | Derivative | Qual Status | Temperature Range | Encryption | Package Type | CPU Speed | DDR <br> Speed | Die Revision |
| $\mathrm{P}=45 \mathrm{~nm}$ | 1-5 | $\begin{aligned} & 01=1 \text { core } \\ & 02=2 \text { core } \\ & 04=4 \text { core } \\ & 08=8 \text { core } \end{aligned}$ | 0-9 | $P=$ <br> Prototype <br> $N=$ <br> Qualified | $S=$ <br> Std Temp | $\mathrm{E}=\mathrm{SEC}$ <br> Present $N=S E C$ <br> Not Present | $\begin{gathered} 1= \\ \text { FC-PBGA } \\ \text { Pb free } \end{gathered}$ | $\begin{gathered} \mathrm{M}= \\ 1200 \mathrm{MHz} \\ \mathrm{~N}= \\ 1333 \mathrm{MHz} \\ \mathrm{P}= \\ 1500 \mathrm{MHz} \end{gathered}$ | $\mathrm{Z}=$ <br> Not Specified $M=1200$ MHz $\begin{gathered} \mathrm{N}=1300 \\ \text { or } 1333 \\ \mathrm{MHz} \end{gathered}$ | $\begin{gathered} \mathrm{A}=\mathrm{Rev} \\ 1.0 \\ B=\operatorname{Rev} \\ 2.0 \end{gathered}$ |

### 6.2 Orderable Part Numbers Addressed by This Document

Table 103 provides the Freescale orderable part numbers addressed by this document for the P4080.

## Table 103. Orderable Part Numbers Addressed by This Document

| Part Number | $p$ | $n$ | $n n$ | $n$ | $\boldsymbol{x}$ | $t$ | $e$ | $n$ | c | d | $r$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P4080PSE1MMB | P | 4 | $08=8$ core | 0 | P = <br> Prototype | $\begin{gathered} \text { S = Std } \\ \text { Temp } \end{gathered}$ | $\begin{gathered} E=S E C \\ \text { Present } \end{gathered}$ | 1 | $\begin{gathered} M= \\ 1200 \mathrm{MHz} \end{gathered}$ | M | B |
| P4080PSE1NNB |  |  |  |  |  |  |  |  | $\begin{gathered} \mathrm{N}= \\ 1333 \mathrm{MHz} \end{gathered}$ | N |  |
| P4080PSE1PNB |  |  |  |  |  |  |  |  | $\begin{gathered} \mathrm{P}= \\ 1500 \mathrm{MHz} \end{gathered}$ |  |  |

### 6.2.1 Part Marking

Parts are marked as in the example shown in Figure 64.
P4080xtencdr
ATWLYYWWZ
WLSQXXXXXX
MMMMMM CCCCC
YWWLAZ
FC-PBGA

## Notes:

P4080xtencdr is the orderable part number. See Table 103 for details.
ATWLYYWWZ is the test traceability code.
WLSQXXXXXX is the lot label.
MMMMMM is the mask number.
CCCCC is the country code.
YWWLAZ is the assembly traceability code.
Figure 64. Part Marking for FC-PBGA Device

## 7 Revision History

Table 104 provides a revision history for this hardware specification.
Table 104. Document Revision History

| Rev. <br> Number | Date |  |
| :---: | :---: | :--- |
| 0 | $02 / 2011$ | • Initial release |

P4080 QorlQ Integrated Processor Hardware Specifications, Rev. 0

## How to Reach Us:

## Home Page:

www.freescale.com

## Web Support:

http://www.freescale.com/support

## USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or +1-480-768-2130
www.freescale.com/support
Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296380456 (English)
+46 852200080 (English)
+49 8992103559 (German)
+33 169354848 (French)
www.freescale.com/support

## Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15 F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120191014 or +81 354379125
support.japan@freescale.com

## Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 1058798000
support.asia@ freescale.com
For Literature Requests Only:
Freescale Semiconductor Literature Distribution Center
1-800-441-2447 or +303-675-2140
Fax: +303-675-2150
LDCForFreescaleSemiconductor@ hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale

Semiconductor was negligent regarding the design or manufacture of the part.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. Reg. U.S. Pat. \& Tm. Off. CoreNet and QorlQ are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.
© 2011 Freescale Semiconductor, Inc.

Document Number: P4080EC
Rev. 0
02/2011

