


KAI-16050 IMAGE SENSOR

4896 (H) X 3264 (V) INTERLINE CCD IMAGE SENSOR



SEPTEMBER 15, 2014

DEVICE PERFORMANCE SPECIFICATION

REVISION 6.0 PS-0003





TABLE OF CONTENTS

Summary Specification	
Description	
Features	
Applications	
Ordering Information	6
KAI-16050 Image Sensor	6
Evaluation Support	6
Device Description	
Architecture	
Dark Reference Pixels	
Dummy Pixels	g
Active Buffer Pixels	g
Image Acquisition	g
ESD Protection	g
Bayer Color Filter Pattern	
TRUESENSE Sparse Color Filter Pattern	
Physical Description	11
Pin Description and Device Orientation	11
Imaging Performance	
Typical Operation Conditions	13
Specifications	13
All Configurations	
KAI-16050-AXA and KAI-16050-PXA Configurations	
KAI-16050-CXA and KAI-16050-PXA Configurations	
Typical Performance Curves Quantum Efficiency	
Monochrome with Microlens	
Color (Bayer RGB) with Microlens	
Color (TRUESENSE Sparse CFA) with Microlens	
Angular Quantum Efficiency	
Monochrome with Microlens	
Dark Current versus Temperature	
Power – Estimated	18
Frame Rates	18
Defect Definitions	19
Operation Conditions for Defect Testing at 40°C	19
Defect Definitions for Testing at 40°C	
Operation Conditions for Defect Testing at 27°C	20
Defect Definitions for Testing at 27°C	20
Defect Map	20
Test Definitions	
Test Regions of Interest	
OverClocking	
Tests	
Dark Field Global Non-Uniformity	
Global Non-Uniformity	
Global Peak to Peak Non-Uniformity	

ON Semiconductor®



Center Non-Uniformity	
Dark Field Defect Test	
Bright Field Defect Test	
Operation	
Absolute Maximum Ratings	
Absolute Maximum Voltage Ratings Between Pins and Ground	
Power Up and Power Down Sequence	
DC Bias Operating Conditions	
AC Operating Conditions	27
Clock Levels	27
Device Identification	28
Recommended Circuit	
Timing	
Requirements and Characteristics	
Timing Diagrams	
Photodiode Transfer Timing	
Line and Pixel Timing	
Pixel Timing Detail	
Frame/Electronic Shutter Timing	
VCCD Clock Edge Alignment	
Line and Pixel Timing – Vertical Binning by 2Fast Line Dump Timing	
Storage and Handling	
Storage Conditions	
ESD	
Cover Glass Care and Cleanliness	
Environmental Exposure	
Soldering Recommendations	
Mechanical Information	
Completed Assembly	
Cover Glass	
Cover Glass Transmission	
Quality Assurance and Reliability	
Quality and Reliability	
Replacement	
Liability of the Supplier	
Liability of the Customer	
Test Data Retention	
Mechanical Life Support Applications Policy	
Revision Changes	
MTD/PS-1265	
DC 0003	

ON Semiconductor®



TABLE OF FIGURES

Figure 1: Block Diagram	8
Figure 1: Block DiagramFigure 2: Bayer Color Filter Pattern	10
Figure 3: TRUESENSE Sparse Color Filter Pattern	10
Figure 4: Package Pin Designations - Top View	11
Figure 5: Monochrome with Microlens Quantum Efficiency	15
Figure 6: Color (Bayer) with Microlens Quantum Efficiency	16
Figure 7: Color (TRUESENSE Sparse CFA) with Microlens Quantum Efficiency	16
Figure 8: Monochrome with Microlens Angular Quantum Efficiency	
Figure 9: Dark Current versus Temperature	
Figure 10: Power	
Figure 11: Frame Rates	18
Figure 12: Regions of Interest	21
Figure 13: Power Up and Power Down Sequence	25
Figure 14: Output Amplifier	26
Figure 15: Device Identification Recommended Circuit	
Figure 16: Photodiode Transfer Timing	31
Figure 17: Line and Pixel Timing	31
Figure 18: Pixel Timing Detail	32
Figure 19: Frame/Electronic Shutter Timing	32
Figure 20: VCCD Clock Rise Time, Fall Time and Edge Alignment	32
Figure 21: Line and Pixel Timing - Vertical Binning by 2	33
Figure 22: Fast Line Dump Timing	
Figure 23: Completed Assembly (1 of 2)	
Figure 24: Completed Assembly (2 of 2)	36
Figure 25: Cover Glass	
Figure 26: Cover Glass Transmission	38



Summary Specification

KAI-16050 Image Sensor

DESCRIPTION

The KAI-16050 Image Sensor is a 16-megapixel CCD in an APS-H optical format. Based on the TRUESENSE 5.5 micron Interline Transfer CCD Platform, the sensor features broad dynamic range, excellent imaging performance, and a flexible readout architecture that enables use of 1, 2, or 4 outputs for full resolution readout up to 8 frames per second. A vertical overflow drain structure suppresses image blooming and enables electronic shuttering for precise exposure control.

The sensor is available with the TRUESENSE Sparse Color Filter Pattern, a technology which provides a 2x improvement in light sensitivity compared to a standard color Bayer part.

The sensor shares common PGA pin-out and electrical configurations with other devices based on the TRUESENSE 5.5 micron Interline Transfer CCD Platform, allowing a single camera design to be leveraged to support multiple members of this sensor family.

FEATURES

- Bayer Color Pattern, TRUESENSE Sparse Color Filter Pattern, and Monochrome configurations
- Progressive scan readout
- Flexible readout architecture
- High frame rate
- High sensitivity
- Low noise architecture
- Excellent smear performance
- Package pin reserved for device identification

APPLICATIONS

- Industrial Imaging and Inspection
- Traffic
- Security



Parameter	Typical Value
Architecture	Interline CCD; Progressive Scan
Total Number of Pixels	4964 (H) x 3332 (V)
Number of Effective Pixels	4920 (H) x 3288 (V)
Number of Active Pixels	4896 (H) x 3264 (V)
Pixel Size	5.5 μm (H) x 5.5 μm (V)
Active Image Size	26.93 mm (H) x 17.95 mm (V) 32.36 mm (diag) APS-H format
Aspect Ratio	3:2
Number of Outputs	1, 2, or 4
Charge Capacity	20,000 electrons
Output Sensitivity	34 μV/e ⁻
Quantum Efficiency Pan (-AXA, -QXA, -PXA) R, G, B (-FXA, -QXA) R, G, B (-CXA, -PXA)	43% 28%, 35%, 38% 29%, 35%, 37%
Read Noise (f= 40MHz)	12 electrons rms
Dark Current Photodiode VCCD	2 electrons/s 140 electrons/s
Dark Current Doubling Temp Photodiode VCCD	7°C 9°C
Dynamic Range	64 dB
Charge Transfer Efficiency	0.999999
Blooming Suppression	> 300 X
Smear	Estimated -100 dB
lmage Lag	< 10 electrons
Maximum Pixel Clock Speed	40 MHz
Maximum Frame Rates Quad Output Dual Output Single Output	8 fps 4 fps 2 fps
Package	72 pin PGA
Cover Glass All parameters are specified a	AR Coated, 2 Sides t T = 40 °C unless otherwise noted.



Ordering Information

KAI-16050 IMAGE SENSOR - STANDARD DEVICES

See full datasheet for ordering information associated with devices no longer recommended for new designs.

Catalog Number	Product Name	Description	Marking Code
4H2190	KAI-16050-AXA-JD-B1	Monochrome, Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 1	
4H2191	KAI-16050-AXA-JD-B2	Monochrome, Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 2	KAI-16050-AXA Serial Number
4H2192	KAI-16050-AXA-JD-AE	Monochrome, Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Engineering Grade	
4H2373	KAI-16050-FXA-JD-B1	Gen2 Color (Bayer RGB), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 1	
4H2374	KAI-16050-FXA-JD-B2	Gen2 Color (Bayer RGB), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 2	KAI-16050-FXA Serial Number
4H2375	KAI-16050-FXA-JD-AE	Gen2 Color (Bayer RGB), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Engineering Grade	
4H2376	KAI-16050-QXA-JD-B1	Gen2 Color (Sparse CFA), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 1	
4H2377	KAI-16050-QXA-JD-B2	Gen2 Color (Sparse CFA), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 2	KAI-16050-QXA Serial Number
4H2378	KAI-16050-QXA-JD-AE	Gen2 Color (Sparse CFA), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Engineering Grade	

EVALUATION SUPPORT

Catalog Number	Product Name	Description
4H2207	KEM-4H2207-G2 FPGA Board-14-40	FPGA Board for IT-CCD Evaluation Hardware
4H2209	KEH-4H2209-KAI-72 Pin Imager Board	72 Pin Imager Board for IT-CCD Evaluation Hardware
4H2211	KEL-4H2211-Lens Mount Kit	Lens Mount Kit for IT-CCD Evaluation Hardware

See Application Note *Product Naming Convention* for a full description of the naming convention used for image sensors. For reference documentation, including information on evaluation kits, please visit our web site at www.truesenseimaging.com.

Please address all inquiries and purchase orders to:

Truesense Imaging, Inc. 1964 Lake Avenue Rochester, New York 14615

Phone: (585) 784-5500

E-mail: info@truesenseimaging.com

ON Semiconductor reserves the right to change any information contained herein without notice. All information furnished by ON Semiconductor is believed to be accurate.





NOT RECOMMENDED FOR NEW DESIGNS

Catalog Number	Product Name	Description	Marking Code
4H2194 (1)	KAI-16050-CXA-JD-B1	Gen1 Color (Bayer RGB), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 1	
4H2195 (1)	KAI-16050-CXA-JD-B2	Gen1 Color (Bayer RGB), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 2	KAI-16050-CXA Serial Number
4H2196 (1)	KAI-16050-CXA-JD-AE	Gen1 Color (Bayer RGB), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Engineering Grade	
4H2198 (1)	KAI-16050-PXA-JD-B1	Gen1 Color (Sparse CFA), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 1	
4H2199 (1)	KAI-16050-PXA-JD-B2	Gen1 Color (Sparse CFA), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 2	KAI-16050-PXA Serial Number
4H2200 (1)	KAI-16050-PXA-JD-AE	Gen1 Color (Sparse CFA), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Engineering Grade	

Notes:

1. Not recommended for new designs.



Device Description

ARCHITECTURE




Figure 1: Block Diagram





DARK REFERENCE PIXELS

There are 22 dark reference rows at the top and 22 dark rows at the bottom of the image sensor. The dark rows are not entirely dark and so should not be used for a dark reference level. Use the 22 dark columns on the left or right side of the image sensor as a dark reference.

Under normal circumstances use only the center 20 columns of the 22 column dark reference due to potential light leakage.

DUMMY PIXELS

Within each horizontal shift register there are 11 leading additional shift phases. These pixels are designated as dummy pixels and should not be used to determine a dark reference level.

In addition, there is one dummy row of pixels at the top and bottom of the image.

ACTIVE BUFFER PIXELS

12 unshielded pixels adjacent to any leading or trailing dark reference regions are classified as active buffer pixels. These pixels are light sensitive but are not tested for defects and non-uniformities.

IMAGE ACQUISITION

An electronic representation of an image is formed when incident photons falling on the sensor plane create electronhole pairs within the individual silicon photodiodes. These photoelectrons are collected locally by the formation of potential wells at each photosite. Below photodiode saturation, the number of photoelectrons collected at each pixel is linearly dependent upon light level and exposure time and non-linearly dependent on wavelength. When the photodiodes charge capacity is reached, excess electrons are discharged into the substrate to prevent blooming

ESD PROTECTION

Adherence to the power-up and power-down sequence is critical. Failure to follow the proper power-up and power-down sequences may cause damage to the sensor. See Power Up and Power Down Sequence section.



BAYER COLOR FILTER PATTERN




Figure 2: Bayer Color Filter Pattern

TRUESENSE SPARSE COLOR FILTER PATTERN




Figure 3: TRUESENSE Sparse Color Filter Pattern



PHYSICAL DESCRIPTION

Pin Description and Device Orientation




Figure 4: Package Pin Designations - Top View

ON Semiconductor®



Pin	Name	Description
1	V3B	Vertical CCD Clock, Phase 3, Bottom
3	V1B	Vertical CCD Clock, Phase 1, Bottom
4	V4B	Vertical CCD Clock, Phase 4, Bottom
5	VDDa	Output Amplifier Supply, Quadrant a
6	V2B	Vertical CCD Clock, Phase 2, Bottom
7	GND	Ground
8	VOUTa	Video Output, Quadrant a
9	Ra	Reset Gate, Quadrant a
10	RDa	Reset Drain, Quadrant a
11	H2SLa	Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant a
12	OGa	Output Gate, Quadrant a
13	H1Ba	Horizontal CCD Clock, Phase 1, Barrier, Quadrant a
14	H2Ba	Horizontal CCD Clock, Phase 2, Barrier, Quadrant a
15	H2Sa	Horizontal CCD Clock, Phase 2, Storage, Quadrant a
16	H1Sa	Horizontal CCD Clock, Phase 1, Storage, Quadrant a
17	SUB	Substrate
18	FDGab	Fast Line Dump Gate, Bottom
19	N/C	No Connect
20	FDGab	Fast Line Dump Gate, Bottom
21	H2Sb	Horizontal CCD Clock, Phase 2, Storage, Quadrant b
22	H1Sb	Horizontal CCD Clock, Phase 1, Storage, Quadrant b
23	H1Bb	Horizontal CCD Clock, Phase 1, Barrier, Quadrant b
24	H2Bb	Horizontal CCD Clock, Phase 2, Barrier, Quadrant b
25	H2SLb	Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant b
26	OGb	Output Gate, Quadrant b
27	Rb	Reset Gate, Quadrant b
28	RDb	Reset Drain, Quadrant b
29	GND	Ground
30	VOUTb	Video Output, Quadrant b
31	VDDb	Output Amplifier Supply, Quadrant b
32	V2B	Vertical CCD Clock, Phase 2, Bottom
33	V1B	Vertical CCD Clock, Phase 1, Bottom
34	V4B	Vertical CCD Clock, Phase 4, Bottom
35	V3B	Vertical CCD Clock, Phase 3, Bottom
36	ESD	ESD Protection Disable

Pin	Name	Description					
72	ESD	ESD Protection Disable					
71	V3T	Vertical CCD Clock, Phase 3, Top					
70	V4T	Vertical CCD Clock, Phase 4, Top					
69	V1T	Vertical CCD Clock, Phase 1, Top					
68	V2T	Vertical CCD Clock, Phase 2, Top					
67	VDDc	Output Amplifier Supply, Quadrant c					
66	VOUTc	Video Output, Quadrant c					
65	GND	Ground					
64	RDc	Reset Drain, Quadrant c					
63	Rc	Reset Gate, Quadrant c					
62	OGc	Output Gate, Quadrant c					
61	H2SLc	Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c					
60	H2Bc	Horizontal CCD Clock, Phase 2, Barrier, Quadrant c					
59	H1Bc	Horizontal CCD Clock, Phase 1, Barrier, Quadrant c					
58	H1Sc	Horizontal CCD Clock, Phase 1, Storage, Quadrant c					
57	H2Sc	Horizontal CCD Clock, Phase 2, Storage, Quadrant c					
56	FDGcd	Fast Line Dump Gate, Top					
55	N/C	No Connect					
54	FDGcd	Fast Line Dump Gate, Top					
53	SUB	Substrate					
52	H1Sd	Horizontal CCD Clock, Phase 1, Storage, Quadrant d					
51	H2Sd	Horizontal CCD Clock, Phase 2, Storage, Quadrant d					
50	H2Bd	Horizontal CCD Clock, Phase 2, Barrier, Quadrant d					
49	H1Bd	Horizontal CCD Clock, Phase 1, Barrier, Quadrant d					
48	OGd	Output Gate, Quadrant b					
47	H2SLd	Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d					
46	RDd	Reset Drain, Quadrant d					
45	Rd	Reset Gate, Quadrant d					
44	VOUTd	Video Output, Quadrant d					
43	GND	Ground					
42	V2T	Vertical CCD Clock, Phase 2, Top					
41	VDDd	Output Amplifier Supply, Quadrant d					
40	V4T	Vertical CCD Clock, Phase 4, Top					
39	V1T	Vertical CCD Clock, Phase 1, Top					
38	DevID	Device Identification					
37	V3T	Vertical CCD Clock, Phase 3, Top					

Notes:

- Liked named pins are internally connected and should have a common drive signal.
 N/C pins (19, 55) should be left floating.



Imaging Performance

TYPICAL OPERATION CONDITIONS

Unless otherwise noted, the Imaging Performance Specifications are measured using the following conditions.

Description	Condition	Notes
Light Source	Continuous red, green and blue LED illumination	1
Operation	Nominal operating voltages and timing	

Notes:

1. For monochrome sensor, only green LED used.

SPECIFICATIONS

All Configurations

Description	Symbol	Min.	Nom.	Max.	Units	Sampling Plan	Temperature Tested At (°C)	Notes
Dark Field Global Non-Uniformity	DSNU	-	-	5	mVpp	Die	27, 40	
Bright Field Global Non- Uniformity		-	2	5	%rms	Die	27, 40	1
Bright Field Global Peak to Peak Non-Uniformity	PRNU	-	10	30	%рр	Die	27, 40	1
Bright Field Center Non- Uniformity		-	1	2	%rms	Die	27, 40	1
Maximum Photoresponse Nonlinearity	NL	-	2	-	%	Design		2
Maximum Gain Difference Between Outputs	ΔG	-	10	-	%	Design		2
Maximum Signal Error due to Nonlinearity Differences	ΔNL	-	1	-	%	Design		2
Horizontal CCD Charge Capacity	HNe	-	50	-	ke ⁻	Design		
Vertical CCD Charge Capacity	VNe	-	45	-	ke ⁻	Design		
Photodiode Charge Capacity	PNe	-	20	-	ke ⁻	Die	27, 40	3
Horizontal CCD Charge Transfer Efficiency	НСТЕ	0.999995	0.999999	-		Die		
Vertical CCD Charge Transfer Efficiency	VCTE	0.999995	0.999999	-		Die		
Photodiode Dark Current	Ipd	-	2	70	e/p/s	Die	40	
Vertical CCD Dark Current	Ivd	-	140	400	e/p/s	Die	40	
Image Lag	Lag	-	-	10	e ⁻	Design		
Antiblooming Factor	Xab	300	-	-		Design		
Vertical Smear	Smr	-	-100	-	dB	Design		
Read Noise	N _{e-T}	-	12	-	e ⁻ rms	Design		4
Dynamic Range	DR	-	64	-	dB	Design		4, 5
Output Amplifier DC Offset	V_{odc}	-	9.4	-	V	Die	27, 40	
Output Amplifier Bandwidth	F _{-3db}	-	250	-	MHz	Die		6
Output Amplifier Impedance	ROUT	-	127	-	Ohms	Die	27, 40	
Output Amplifier Sensitivity	ΔV/ΔΝ	-	34	-	μV/e ⁻	Design		





KAI-16050-AXA, KAI-16050-QXA, and KAI-16050-PXA⁷ Configurations

Description	Symbol	Min.	Nom.	Max.	Units	Sampling Plan	Temperature Tested At (°C)	Notes
Peak Quantum Efficiency	QE _{max}	-	43	-	%	Design		
Peak Quantum Efficiency Wavelength	λQE	-	470	-	nm	Design		

KAI-16050-FBA and KAI-16050-QBA Gen2 Color Configurations with MAR Glass

Description		Symbol	Min.	Nom.	Max.	Units	Sampling Plan	Temperature Tested At (°C)	Notes
Peak Quantum Efficiency	Blue Green Red	QE _{max}	-	37 35 29	-	%	Design		
Peak Quantum Efficiency Wavelength	Blue Green Red	λQE	-	460 530 605	-	nm	Design		

KAI-16050-CBA and KAI-16050-PBA Gen1 Color Configurations with MAR Glass

Description		Symbol	Min.	Nom.	Max.	Units	Sampling Plan	Temperature Tested At (°C)	Notes
Peak Quantum Efficiency	Blue Green Red	QE _{max}	-	38 35 28	-	%	Design		7
Peak Quantum Efficiency Wavelength	Blue Green Red	λQE	-	470 540 620	-	nm	Design		7

Notes:

- 1. Per color
- 2. Value is over the range of 10% to 90% of photodiode saturation.
- 3. The operating value of the substrate voltage, VAB, will be marked on the shipping container for each device. The value of VAB is set such that the photodiode charge capacity is 680 mV.
- 4. At 40 MHz.
- 5. Uses 20LOG(PNe/ n_{e-T})
- 6. Assumes 5pF load
- 7. This color filter set configuration (Gen1) is not recommended for new designs.



Typical Performance Curves

QUANTUM EFFICIENCY

Monochrome with Microlens




Figure 5: Monochrome with Microlens Quantum Efficiency



Color (Bayer RGB) with Microlens and MAR Cover Glass (Gen2 and Gen1 CFA)




Figure 6: Color (Bayer) with Microlens Quantum Efficiency

Color (TRUESENSE Sparse CFA) with Microlens (Gen2 and Gen1 CFA)




Figure 7: Color (TRUESENSE Sparse CFA) with Microlens Quantum Efficiency



Angular Quantum Efficiency

For the curves marked "Horizontal", the incident light angle is varied in a plane parallel to the HCCD.

For the curves marked "Vertical", the incident light angle is varied in a plane parallel to the VCCD.

Monochrome with Microlens




Figure 8: Monochrome with Microlens Angular Quantum Efficiency

DARK CURRENT VERSUS TEMPERATURE




Figure 9: Dark Current versus Temperature



POWER - ESTIMATED




Figure 10: Power

FRAME RATES




Figure 11: Frame Rates



Defect Definitions

OPERATION CONDITIONS FOR DEFECT TESTING AT 40°C

Description	Condition	Notes
Operational Mode	Two outputs, using VOUTa and VOUTc, continuous readout	
HCCD Clock Frequency	10 MHz	
Pixels Per Line	5120	1
Lines Per Frame	1760	2
Line Time	547.7 μsec	
Frame Time	964.0 msec	
Photodiode Integration Time (PD_Tint)	Mode A: PD_Tint = Frame Time = 964.0 msec, no electronic shutter used	
VCCD Integration Time	912.5 msec	3
Temperature	40 °C	
Light Source	Continuous red, green and blue LED illumination	4
Operation	Nominal operating voltages and timing	

Notes

- 1. Horizontal overclocking used
- 2. Vertical overclocking used
- 3. VCCD Integration Time = 1666 lines x Line Time, which is the total time a pixel will spend in the VCCD registers.
- 4. For monochrome sensor, only the green LED is used.

DEFECT DEFINITIONS FOR TESTING AT 40°C

Description	Definition	Grade 1	Grade 2 Mono	Grade 2 Color	Notes
Major dark field defective bright pixel	PD_Tint = Mode A -> Defect ≥ 328 mV	150	300	300	1
Major bright field defective dark pixel	Defect ≥ 12%	130	300	300	'
Minor dark field defective bright pixel	PD_Tint = Mode A -> Defect ≥ 164 mV	1500	3000	3000	
Cluster Defect	A group of 2 to 19 contiguous major defective pixels, but no more than 3 adjacent defects horizontally.	20	n/a	n/a	2
Cluster Defect	A group of 2 to 38 contiguous major defective pixels, but no more than 5 adjacent defects horizontally.	n/a	30	30	
Column defect	A group of more than 10 contiguous major defective pixels along a single column	0	4	15	2

Notes:

- 1. For the color devices (KAI-16050-CXA and KAI-16050-PXA), a bright field defective pixel deviates by 12% with respect to pixels of the same color.
- 2. Column and cluster defects are separated by no less than two (2) good pixels in any direction (excluding single pixel defects).



OPERATION CONDITIONS FOR DEFECT TESTING AT 27°C

Description	Condition	Notes
Operational Mode	Two outputs, using VOUTa and VOUTc, continuous readout	
HCCD Clock Frequency	10 MHz	
Pixels Per Line	5120	1
Lines Per Frame	3424	2
Line Time	547.7 µsec	
Frame Time	1875.4 msec	
Photodiode Integration Time (PD_Tint)	Mode A: PD_Tint = Frame Time = 1875.4 msec, no electronic shutter used	
VCCD Integration Time	912.5 msec	3
Temperature	27 °C	
Light Source	Continuous red, green and blue LED illumination	4
Operation	Nominal operating voltages and timing	

Notes

- 1. Horizontal overclocking used
- 2. Vertical overclocking used
- 3. VCCD Integration Time = 1666 lines x Line Time, which is the total time a pixel will spend in the VCCD registers.
- 4. For monochrome sensor, only the green LED is used.

DEFECT DEFINITIONS FOR TESTING AT 27°C

Description	Definition	Grade 1	Grade 2 Mono	Grade 2 Color	Notes
Major dark field defective bright pixel	PD_Tint = Mode A -> Defect >= 200 mV	150	300	300	1
Major bright field defective dark pixel	Defect≥ 12 %	150	300	300	
Cluster Defect	A group of 2 to 19 contiguous major defective pixels, but no more than 3 adjacent defects horizontally.	20	n/a	n/a	2
Cluster Defect	A group of 2 to 38 contiguous major defective pixels, but no more than 5 adjacent defects horizontally.	n/a	30	30	
Column defect	A group of more than 10 contiguous major defective pixels along a single column	0	4	15	2

Notes:

- 1. For the color devices (KAI-16050-CXA and KAI-16050), a bright field defective pixel deviates by 12 % with respect to pixels of the same color.
- 2. Column and cluster defects are separated by no less than two (2) good pixels in any direction (excluding single pixel defects).

Defect Map

The defect map supplied with each sensor is based upon testing at an ambient (27°C) temperature. Minor point defects are not included in the defect map. All defective pixels are reference to pixel 1,1 in the defect maps. See Figure 12: Regions of Interest for the location of pixel 1,1.



Test Definitions

TEST REGIONS OF INTEREST

Image Area ROI: Pixel (1, 1) to Pixel (4920, 3288)

Active Area ROI: Pixel (13, 13) to Pixel (4908, 3276)

Center ROI: Pixel (2411, 1595) to Pixel (2510, 1694)

Only the Active Area ROI pixels are used for performance and defect tests.

OVERCLOCKING

The test system timing is configured such that the sensor is overclocked in both the vertical and horizontal directions. See Figure 12 for a pictorial representation of the regions of interest.




Figure 12: Regions of Interest



TESTS

Dark Field Global Non-Uniformity

This test is performed under dark field conditions. The sensor is partitioned into 864 sub regions of interest, each of which is 136 by 136 pixels in size. The average signal level of each of the 864 sub regions of interest is calculated. The signal level of each of the sub regions of interest is calculated using the following formula:

Signal of ROI[i] = (ROI Average in counts – Horizontal overclock average in counts) * mV per count

Where i = 1 to 864. During this calculation on the 864 sub regions of interest, the maximum and minimum signal levels are found. The dark field global uniformity is then calculated as the maximum signal found minus the minimum signal level found.

Units: mVpp (millivolts peak to peak)

Global Non-Uniformity

This test is performed with the imager illuminated to a level such that the output is at 70% of saturation (approximately 476 mV). Prior to this test being performed the substrate voltage has been set such that the charge capacity of the sensor is 680 mV. Global non-uniformity is defined as

Active Area Signal = Active Area Average - Dark Column Average

Global Peak to Peak Non-Uniformity

This test is performed with the imager illuminated to a level such that the output is at 70% of saturation (approximately 476 mV). Prior to this test being performed the substrate voltage has been set such that the charge capacity of the sensor is 680 mV. The sensor is partitioned into 864 sub regions of interest, each of which is 136 by 136 pixels in size. The average signal level of each of the 864 sub regions of interest (ROI) is calculated. The signal level of each of the sub regions of interest is calculated using the following formula:

Signal of ROI[i] = (ROI Average in counts – Horizontal overclock average in counts) * mV per count

Where i = 1 to 864. During this calculation on the 864 sub regions of interest, the maximum and minimum signal levels are found. The global peak to peak uniformity is then calculated as:

Units: %pp



Center Non-Uniformity

This test is performed with the imager illuminated to a level such that the output is at 70% of saturation (approximately 476 mV). Prior to this test being performed the substrate voltage has been set such that the charge capacity of the sensor is 680 mV. Defects are excluded for the calculation of this test. This test is performed on the center 100 by 100 pixels of the sensor. Center uniformity is defined as:

$$Center ROIUnif ormity=100 * \left(\frac{Center ROI Standard Deviation}{Center ROI Signal} \right)$$

Units: %rms. Center ROI Signal = Center ROI Average - Dark Column Average

Dark Field Defect Test

This test is performed under dark field conditions. The sensor is partitioned into 864 sub regions of interest, each of which is 136 by 136 pixels in size. In each region of interest, the median value of all pixels is found. For each region of interest, a pixel is marked defective if it is greater than or equal to the median value of that region of interest plus the defect threshold specified in the "Defect Definitions" section.

Bright Field Defect Test

This test is performed with the imager illuminated to a level such that the output is at approximately 476 mV. Prior to this test being performed the substrate voltage has been set such that the charge capacity of the sensor is 680 mV. The average signal level of all active pixels is found. The bright and dark thresholds are set as:

Dark defect threshold = Active Area Signal * threshold

Bright defect threshold = Active Area Signal * threshold

The sensor is then partitioned into 864 sub regions of interest, each of which is 136 by 136 pixels in size. In each region of interest, the average value of all pixels is found. For each region of interest, a pixel is marked defective if it is greater than or equal to the median value of that region of interest plus the bright threshold specified or if it is less than or equal to the median value of that region of interest minus the dark threshold specified.

Example for major bright field defective pixels:

- Average value of all active pixels is found to be 476 mV
- Dark defect threshold: 476 mV * 12 % = 57 mV
- Region of interest #1 selected. This region of interest is pixels 13, 13 to pixels 148, 148.
 - o Median of this region of interest is found to be 470 mV.
 - \circ Any pixel in this region of interest that is <= (470 57 mV) 413 mV in intensity will be marked defective.
- All remaining 836 sub regions of interest are analyzed for defective pixels in the same manner.



Operation

ABSOLUTE MAXIMUM RATINGS

Absolute maximum rating is defined as a level or condition that should not be exceeded at any time per the description. If the level or the condition is exceeded, the device will be degraded and may be damaged. Operation at these values will reduce Mean Time to Failure (MTTF).

Description	Symbol	Minimum	Maximum	Units	Notes
Operating Temperature	T _{OP}	-50	+70	°C	1
Humidity	RH	+5	+90	%	2
Output Bias Current	lout	-	60	mA	3
Off-chip Load	C _L	-	10	pF	

Notes:

- 1. Noise performance will degrade at higher temperatures.
- 2. T=25°C. Excessive humidity will degrade MTTF.
- 3. Total for all outputs. Maximum current is -15 mA for each output. Avoid shorting output pins to ground or any low impedance source during operation. Amplifier bandwidth increases at higher current and lower load capacitance at the expense of reduced gain (sensitivity).

ABSOLUTE MAXIMUM VOLTAGE RATINGS BETWEEN PINS AND GROUND

Description	Minimum	Maximum	Units	Notes
VDDa, VOUTa	-0.4	17.5	V	1
RDa	-0.4	15.5	V	1
V1B, V1T	ESD - 0.4	ESD + 24.0	V	
V2B, V2T, V3B, V3T, V4B, V4T	ESD - 0.4	ESD + 14.0	V	
FDGab, FDGcd	ESD - 0.4	ESD + 15.0	V	
H1Sa, H1Ba, H2Sa, H2Ba, H2SLa, Ra, OGa	ESD - 0.4	ESD + 14.0	V	1
ESD	-10.0	0.0	V	
SUB	-0.4	+40.0	V	2

Notes:

- 1. α denotes a, b, c or d
- 2. Refer to Application Note Using Interline CCD Image Sensors in High Intensity Visible Lighting Conditions



POWER UP AND POWER DOWN SEQUENCE

Adherence to the power-up and power-down sequence is critical. Failure to follow the proper power-up and power-down sequences may cause damage to the sensor.





Figure 13: Power Up and Power Down Sequence


Notes:

- 1. Activate all other biases when ESD is stable and SUB is above 3V
- 2. Do not pulse the electronic shutter until ESD is stable
- 3. VDD cannot be +15V when SUB is 0V
- 4. The image sensor can be protected from an accidental improper ESD voltage by current limiting the SUB current to less than 10mA. SUB and VDD must always be greater than GND. ESD must always be less than GND. Placing diodes between SUB, VDD, ESD and ground will protect the sensor from accidental overshoots of SUB, VDD and ESD during power on and power off. See the figure below.

The VCCD clock waveform must not have a negative overshoot more than 0.4V below the ESD voltage.



Example of external diode protection for SUB, VDD and ESD. α denotes a, b, c or d





DC BIAS OPERATING CONDITIONS

Description	Pins	Symbol	Minimum	Nominal	Maximum	Units	Maximum DC Current	Notes
Reset Drain	RDa	RD	+11.8	+12.0	+12.2	V	10 µA	1
Output Gate	OGa	OG	-2.2	-2.0	-1.8	V	10 µA	1
Output Amplifier Supply	VDDa	VDD	+14.5	+15.0	+15.5	V	11.0 mA	1, 2
Ground	GND	GND	0.0	0.0	0.0	V	-1.0 mA	
Substrate	SUB	VSUB	+5.0	VAB	VDD	V	50 μA	3, 8
ESD Protection Disable	ESD	ESD	-9.5	-9.0	Vx_L	V	50 µA	6, 7, 9
Output Bias Current	VOUTa	lout	-3.0	-7.0	-10.0	mA		1, 4, 5

Notes:

- 1. α denotes a, b, c or d
- 2. The maximum DC current is for one output. Idd = lout + Iss. See Figure 14.
- 3. The operating value of the substrate voltage, VAB, will be marked on the shipping container for each device. The value of VAB is set such that the photodiode charge capacity is the nominal PNe (see Specifications).
- 4. An output load sink must be applied to each VOUT pin to activate each output amplifier.
- 5. Nominal value required for 40MHz operation per output. May be reduced for slower data rates and lower noise.
- 6. Adherence to the power-up and power-down sequence is critical. See Power Up and Power Down Sequence section.
- 7. ESD maximum value must be less than or equal to V1_L+0.4V and V2_L+0.4V
- 8. Refer to Application Note Using Interline CCD Image Sensors in High Intensity Visible Lighting Conditions
- 9. Where Vx_L is the level set for V1_L, V2_L, V3_L, or V4_L in the application.




Figure 14: Output Amplifier



AC OPERATING CONDITIONS


Clock Levels

Description	Pins ¹	Symbol	Level	Minimum	Nominal	Maximum	Units	Capacitance ²
		V1_L	Low	-8.2	-8.0	-7.8		
Vertical CCD Clock, Phase 1	V1B, V1T	V1_M	Mid	-0.2	+0.0	+0.2	V	180nF (6)
T Hase T		V1_H	High	11.5	12.0	12.5		
Vertical CCD Clock,	V2B, V2T	V2_L	Low	-8.2	-8.0	-7.8		180nF (6)
Phase 2	V2D, V21	V2_H	High	-0.2	+0.0	+0.2		180111 (0)
Vertical CCD Clock,	V2D V2T	V3_L	Low	-8.2	-8.0	-7.8	V	180nF (6)
Phase 3	V3B, V3T	V3_H	High	-0.2	+0.0	+0.2	\ \ \	180117 (6)
Vertical CCD Clock,	VAD VAT	V4_L	Low	-8.2	-8.0	-7.8	V	100-5 (6)
Phase 4	V4B, V4T	V4_H	High	-0.2	+0.0	+0.2	V	180nF (6)
Horizontal CCD Clock,	H1Sa	H1S_L	Low	-5.2 (7)	-4.0	-3.8	V	600pF (6)
Phase 1 Storage	ΗΙΣα	H1S_A	Amplitude	+3.8	+4.0	+5.2 (7)		ооорг (о)
Horizontal CCD Clock,	LIAB	H1B_L	Low	-5.2 (7)	-4.0	-3.8	V	400pF (6)
Phase 1 Barrier	H1Ba	H1B_A	Amplitude	+3.8	+4.0	+5.2 (7)	V	400рг (0)
Horizontal CCD Clock,	H2Sa	H2S_L	Low	-5.2 (7)	-4.0	-3.8		F90=F (6)
Phase 2 Storage	HZSU	H2S_A	Amplitude	+3.8	+4.0	+5.2 (7)		580pF (6)
Horizontal CCD Clock,	Н2Ва	H2B_L	Low	-5.2 (7)	-4.0	-3.8		400pF (6)
Phase 2 Barrier	пиви	H2B_A	Amplitude	+3.8	+4.0	+5.2 (7)		400pr (6)
Horizontal CCD Clock,	H2SLa	H2SL_L	Low	-5.2	-5.0	-4.8	V	20-5 (6)
Last Phase ³	HZSLα	H2SL_A	Amplitude	+4.8	+5.0	+5.2	\ \ \	20pF (6)
Dogat Cata	Rα	R_L ⁴	Low	-3.5	-2.0	-1.5	V	16-5 (6)
Reset Gate	κα	R_H	High	+2.5	+3.0	+4.0	V	16pF (6)
Electronic Shutter⁵	SUB	VES	High	+29.0	+30.0	+40.0	V	12nF (6)
East Line Dump Cate	EDCa	FDG_L	Low	-8.2	-8.0	-7.8	V	F0oF (6)
Fast Line Dump Gate	FDGa	FDG_H	High	+4.5	+5.0	+5.5	V	50pF (6)

Notes:

- 1. α denotes a, b, c or d
- 2. Capacitance is total for all like named pins
- 3. Use separate clock driver for improved speed performance.
- 4. Reset low should be set to −3 volts for signal levels greater than 40,000 electrons.
- 5. Refer to Application Note *Using Interline CCD Image Sensors in High Intensity Visible Lighting Conditions*
- 6. Capacitance values are estimated
- 7. If the minimum horizontal clock low level is used (–5.2V), then the maximum horizontal clock amplitude should be used (5.2V amplitude) to create a –5.2V to 0.0V clock. If a 5 volt clock driver is used, the horizontal low level should be set to –5.0V and the high level should be a set to 0.0V

The figure below shows the DC bias (VSUB) and AC clock (VES) applied to the SUB pin. Both the DC bias and AC clock are referenced to ground.





DEVICE IDENTIFICATION

The device identification pin (DevID) may be used to determine which Truesense Imaging 5.5 micron pixel interline CCD sensor is being used.

Description	Pins	Symbol	Minimum	Nominal	Maximum	Units	Maximum DC Current	Notes
Device Identification	DevID	DevID	144,000	180,000	216,000	Ohms	50 μA	1, 2, 3

Notes:

- 1. Nominal value subject to verification and/or change during release of preliminary specifications.
- 2. If the Device Identification is not used, it may be left disconnected.
- 3. After Device Identification resistance has been read during camera initialization, it is recommended that the circuit be disabled to prevent localized heating of the sensor due to current flow through the R_DeviceID resistor.

Recommended Circuit

Note that V1 must be a different value than V2.




Figure 15: Device Identification Recommended Circuit



Timing

REQUIREMENTS AND CHARACTERISTICS

Description	Symbol	Minimum	Nominal	Maximum	Units	Notes
Photodiode Transfer	t _{pd}	3	-	-	μs	
VCCD Leading Pedestal	t _{3p}	4	-	-	μs	
VCCD Trailing Pedestal	t _{3d}	4	-	-	μs	
VCCD Transfer Delay	t₀	4	-	-	μs	
VCCD Transfer	t₀	4	-	-	μs	
VCCD Clock Cross-over	V _{VCR}	75	-	100	%	1
VCCD Rise, Fall Times	t _{VR} , t _{VF}	5	-	10	%	1, 2
FDG Delay	t _{fdg}	2	-	-	μs	
HCCD Delay	t _{hs}	1	-	-	μs	
HCCD Transfer	t _e	25.0	-	-	ns	
Shutter Transfer	t _{sub}	1	-	-	μs	
Shutter Delay	t _{hd}	1	-	-	μs	
Reset Pulse	t _r	2.5	-	-	ns	
Reset – Video Delay	t _{rv}	-	2.2	-	ns	
H2SL – Video Delay	t _{hv}	-	3.1	-	ns	
Line Time	F	69.3	-	-	116	Dual HCCD Readout
Line fille	t _{line}	131.4	-	-	μs	Single HCCD Readout
		115.5	-	-		Quad HCCD Readout
Frame Time	t _{frame}	231.1	-	-	ms	Dual HCCD Readout
		437.8	-	-		Single HCCD Readout

Notes:

- 1. Refer to Figure 20: VCCD Clock Rise Time, Fall Time and Edge Alignment
- 2. Relative to the pulse width
- 3. Refer to timing diagrams as shown in Figure 16, Figure 17, Figure 18, Figure 19 and Figure 20





TIMING DIAGRAMS

The timing sequence for the clocked device pins may be represented as one of seven patterns (P1-P7) as shown in the table below. The patterns are defined in Figure 16 and Figure 17. Contact ON Semiconductor Imaging Application Engineering for other readout modes.

Device Pin	Quad Readout	Dual Readout VOUTa, VOUTb	Dual Readout VOUTa, VOUTc	Single Readout VOUTa		
V1T	P1T	P1B	P1T	P1B		
V2T	P2T	P4B	P2T	P4B		
V3T	P3T	P3B	P3T	P3B		
V4T	P4T	P2B	P4T	P2B		
V1B	P1B					
V2B	P2B					
V3B	P3B					
V4B	P4B					
H1Sa			DE			
H1Ba			P5			
H2Sa ²						
H2Ba			P6			
Ra			P7			
H1Sb	P5			P5		
H1Bb		P5	P6			
H2Sb ²				P6		
H2Bb	P6		P5			
Rb	P7		P7 ¹ or Off ³	P7 ¹ or Off ³		
H1Sc	P5	P5 ¹ or Off ³	P5	P5 ¹ or Off ³		
H1Bc	P3					
H2Sc ²	P6	P6 ¹ or Off ³	P6	P6 ¹ or Off ³		
H2Bc	Po					
Rc	P7	P7 ¹ or Off ³	P7	P7 ¹ or Off ³		
H1Sd	P5	P5 ¹ or Off ³	P5	P5 ¹ or Off ³		
H1Bd	F3		P6	F3 01 011		
H2Sd ²	P6	P6 ¹ or Off ³	P6	P6 ¹ or Off ³		
H2Bd	P6		P5			
Rd	P7	P7 ¹ or Off ³	P7 ¹ or Off ³	P7 ¹ or Off ³		
#1:00s/Fsom 0						
# Lines/Frame (Minimum)	1666	3332	1666	3332		
# Pixels/Line (Minimum)	2492		4984			

Notes:

- 1. For optimal performance of the sensor. May be clocked at a lower frequency. If clocked at a lower frequency, the frequency selected should be a multiple of the frequency used on the a and b register.
- 2. H2SLx follows the same pattern as H2Sx For optimal speed performance, use a separate clock driver.
- 3. Off = +5V. Note that there may be operating conditions (high temperature and/or very bright light sources) that will cause blooming from the unused c/d register into the image area.



Photodiode Transfer Timing

A row of charge is transferred to the HCCD on the falling edge of V1 as indicated in the P1 pattern below. Using this timing sequence, the leading dummy row or line is combined with the first dark row in the HCCD. The "Last Line" is dependent on readout mode – either 1666 or 3332 minimum counts required. It is important to note that, in general, the rising edge of a vertical clock (patterns P1-P4) should be coincident or slightly leading a falling edge at the same time interval. This is particularly true at the point where P1 returns from the high (3rd level) state to the mid state when P4 transitions from the low state to the high state.




Figure 16: Photodiode Transfer Timing

Line and Pixel Timing

Each row of charge is transferred to the output, as illustrated below, on the falling edge of H2SL (indicated as P6 pattern). The number of pixels in a row is dependent on readout mode – either 2492 or 4984 minimum counts required.




Figure 17: Line and Pixel Timing



Pixel Timing Detail




Figure 18: Pixel Timing Detail

Frame/Electronic Shutter Timing

The SUB pin may be optionally clocked to provide electronic shuttering capability as shown below. The resulting photodiode integration time is defined from the falling edge of SUB to the falling edge of V1 (P1 pattern).




Figure 19: Frame/Electronic Shutter Timing

VCCD Clock Edge Alignment




Figure 20: VCCD Clock Rise Time, Fall Time and Edge Alignment



Line and Pixel Timing – Vertical Binning by 2




Figure 21: Line and Pixel Timing - Vertical Binning by 2

Fast Line Dump Timing

The FDG pins may be optionally clocked to efficiently remove unwanted lines in the image resulting for increased frame rates at the expense of resolution. Below is an example of a 2 line dump sequence followed by a normal readout line. Note that the FDG timing transitions should complete prior to the beginning of V1 timing transitions as illustrated below.




Figure 22: Fast Line Dump Timing





Storage and Handling

STORAGE CONDITIONS

Description	Symbol	Minimum	Maximum	Units	Notes
Storage Temperature	T _{ST}	-55	+80	°C	1
Humidity	RH	5	90	%	2

Notes:

- Long-term storage toward the maximum temperature will accelerate color filter degradation.
- 2. T=25°C. Excessive humidity will degrade MTTF.

ESD

- This device contains limited protection against Electrostatic Discharge (ESD). ESD events may cause irreparable damage to a CCD image sensor either immediately or well after the ESD event occurred. Failure to protect the sensor from electrostatic discharge may affect device performance and reliability.
- 2. Devices should be handled in accordance with strict ESD procedures for Class 0 (<250V per JESD22 Human Body Model test), or Class A (<200V JESD22 Machine Model test) devices. Devices are shipped in static-safe containers and should only be handled at static-safe workstations.
- 3. See Application Note *Image Sensor Handling Best Practices* for proper handling and grounding procedures. This application note also contains workplace recommendations to minimize electrostatic discharge.
- 4. Store devices in containers made of electroconductive materials.

COVER GLASS CARE AND CLEANLINESS

- The cover glass is highly susceptible to particles and other contamination. Perform all assembly operations in a clean environment.
- 2. Touching the cover glass must be avoided.
- 3. Improper cleaning of the cover glass may damage these devices. Refer to Application Note *Image Sensor Handling Best Practices*.

ENVIRONMENTAL EXPOSURE

- Extremely bright light can potentially harm CCD image sensors. Do not expose to strong sunlight for long periods of time, as the color filters and/or microlenses may become discolored. In addition, long time exposures to a static high contrast scene should be avoided. Localized changes in response may occur from color filter/microlens aging. For Interline devices, refer to Application Note *Using Interline CCD Image Sensors in High Intensity Visible lighting Conditions*.
- 2. Exposure to temperatures exceeding maximum specified levels should be avoided for storage and operation, as device performance and reliability may be affected.
- 3. Avoid sudden temperature changes.
- 4. Exposure to excessive humidity may affect device characteristics and may alter device performance and reliability, and therefore should be avoided.
- 5. Avoid storage of the product in the presence of dust or corrosive agents or gases, as deterioration of lead solderability may occur. It is advised that the solderability of the device leads be assessed after an extended period of storage, over one year.

SOLDERING RECOMMENDATIONS

- 1. The soldering iron tip temperature is not to exceed 370°C. Higher temperatures may alter device performance and reliability.
- 2. Flow soldering method is not recommended. Solder dipping can cause damage to the glass and harm the imaging capability of the device. Recommended method is by partial heating using a grounded 30W soldering iron. Heat each pin for less than 2 seconds duration.



Mechanical Information

COMPLETED ASSEMBLY




Figure 23: Completed Assembly (1 of 2)

Notes:

- 1. See Ordering Information for marking code.
- 2. No materials to interfere with clearance through package holes.
- 3. Units: IN [MM]

ON Semiconductor®






Figure 24: Completed Assembly (2 of 2)

Notes:

1. Units IN [MM]



COVER GLASS




Figure 25: Cover Glass

Notes:

- Substrate = Schott D263T eco 1.
- 2. Dust, Scratch, Inclusion Specification:
 - a. 20 µm Max size in Zone A
- MAR coated both sides 3.
- Spectral Transmission
 - a. 350 365 nm: T $\ge 88\%$
 - b. 365 405 nm: $T \ge 94\%$
 - c. 405 450 nm: T $\geq 98\%$
 - d. 450 650 nm: T $\geq 99\%$ e. 650 – 690 nm: T ≥ 98%
 - 690 770 nm: T ≥ 94% 770 870 nm: T ≥ 88% f.
- 5. Units: IN [MM]



Cover Glass Transmission




Figure 26: Cover Glass Transmission





Quality Assurance and Reliability

QUALITY AND RELIABILITY

All image sensors conform to the specifications stated in this document. This is accomplished through a combination of statistical process control and visual inspection and electrical testing at key points of the manufacturing process, using industry standard methods. Information concerning the quality assurance and reliability testing procedures and results are available from ON Semiconductor upon request. For further information refer to Application Note *Quality and Reliability*.

REPLACEMENT

All devices are warranted against failure in accordance with the *Terms of Sale*. Devices that fail due to mechanical and electrical damage caused by the customer will not be replaced.

LIABILITY OF THE SUPPLIER

A reject is defined as an image sensor that does not meet all of the specifications in this document upon receipt by the customer. Product liability is limited to the cost of the defective item, as defined in the *Terms of Sale*.

LIABILITY OF THE CUSTOMER

Damage from mishandling (scratches or breakage), electrostatic discharge (ESD), or other electrical misuse of the device beyond the stated operating or storage limits, which occurred after receipt of the sensor by the customer, shall be the responsibility of the customer.

TEST DATA RETENTION

Image sensors shall have an identifying number traceable to a test data file. Test data shall be kept for a period of 2 years after date of delivery.

MECHANICAL

The device assembly drawing is provided as a reference.

ON Semiconductor reserves the right to change any information contained herein without notice. All information furnished by ON Semiconductor is believed to be accurate.

Life Support Applications Policy

ON Semiconductor image sensors are not authorized for and should not be used within Life Support Systems without the specific written consent of ON Semiconductor.

ON Semiconductor®



Revision Changes

MTD/PS-1265

Revision Number	Description of Changes
1.0	Initial formal release

PS-0003

Revision Number	Description of Changes		
1.0	Initial release with new document number, updated branding and document template		
2.0	Updated AC Clock Level Table to clarify that 5V amplitude horizontal clocks may be used		
3.0	 Updated the Vx_L and FDG levels from the current values of -9.0V +/- 0.5V to a new requirement of -8.0V +/- 0.2V. Updated the VESD level from the current values of -9.0V +/- 0.5V to a new requirement of Vx_L max (-8.2V) to -9.5V min. Reduced the RD maximum allowed value from 17.5V to 15.5V. 		
4.0	 Summary Specification Table: changed the read noise frequency from 32MHz to 40MHz Imaging Performance Specification Table: changed note 4 from 32MHz to 40MHz Added Evaluation Support information to Ordering Information page 		
5.0	Changed the FDGab and FDGcd Absolute Maximum Rating from ESD + 14.0 to ESD + 15.0		
6.0	 Updated Branding Added ordering information, descriptions, and QE curves for Gen2 CFA configuration. Updated the Color and Mono QE curves and values 		

ON Semiconductor and the 👊 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation at www.onsemi.com/site/pot/Patent-Marking.pdr. Scille make onanges without further notice to any products nerein. Scille makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Email: orderlit@onsemi.com

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Europe. Middle East and Africa Technical Support: Phone: 421 33 790 2910

N. American Technical Support: 800-282-9855 Toll Free

Japan Customer Focus Center Phone: 81-3-5817-1050

USA/Canada

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative