ON Semiconductor®

NDS0605

P-Channel Enhancement Mode Field Effect Transistor

General Description

These P-Channel enhancement mode field effect transistors are produced using ON Semiconductor's proprietary, high cell density, DMOS technology. This very high density process has been designed to minimize on-state resistance, provide rugged and reliable performance and fast switching. They can be used, with a minimum of effort, in most applications requiring up to 180mA DC and can deliver current up to 1A.
This product is particularly suited to low voltage applications requiring a low current high side switch.

Features

- −0.18A, −60V. $R_{DS(ON)}$ = 5 Ω @ V_{GS} = −10 V
- Voltage controlled p-channel small signal switch
- High density cell design for low $R_{DS(ON)}$
- High saturation current



SOT-23



Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V_{DSS}	Drain-Source Voltage		−60	V
V_{GSS}	Gate-Source Voltage		±20	V
I_D	Drain Current – Continuous	(Note 1)	−0.18	A
	– Pulsed		−1	
P_D	Maximum Power Dissipation	(Note 1)	0.36	W
	Derate Above 25°C		2.9	mW/°C
T_J, T_{STG}	Operating and Storage Junction Temperature Range		−55 to +150	°C
T_L	Maximum Lead Temperature for Soldering Purposes, 1/16" from Case for 10 Seconds		300	°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1)	350	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
65D	NDS0605	7''	8mm	3000 units

September-2017, Rev. 2

Publication Order Number:
NDS0605/D

Electrical Characteristics

T_A = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
Off Characteristics						
BV_{DSS}	Drain–Source Breakdown Voltage	V_{GS} = 0 V, I_D = –10 μA	–60			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	I_D = –10 μA,Referenced to 25°C		–53		mV/°C
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS} = –48 V, V_{GS} = 0 V			–1	μA
		V_{DS} = –48 V,V_{GS} = 0 V T_J = 125°C			–500	μA
I_{GSS}	Gate–Body Leakage.	V_{GS} = ±20 V, V_{DS} = 0 V			±100	nA
On Characteristics (Note 2)						
$V_{GS(th)}$	Gate Threshold Voltage	V_{DS} = V_{GS}, I_D = –250 μA	–1	–1.7	–3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	I_D = –250 μA,Referenced to 25°C		3		mV/°C
$R_{DS(on)}$	Static Drain–Source On–Resistance	V_{GS} = –10 V, I_D = –0.5 A V_{GS} = –4.5 V, I_D = –0.25 A V_{GS} = –10 V,I_D = –0.5 A,T_J=125°C		1.0 1.3 1.7	5.0 7.5 10	Ω
$I_{D(on)}$	On–State Drain Current	V_{GS} = –10 V, V_{DS} = – 10 V	–0.6			A
g_{FS}	Forward Transconductance	V_{DS} = –10V, I_D = – 0.2 A	0.07	0.43		S
Dynamic Characteristics						
C_{iss}	Input Capacitance	V_{DS} = –25 V, V_{GS} = 0 V, f = 1.0 MHz		79		pF
C_{oss}	Output Capacitance			10		pF
C_{rss}	Reverse Transfer Capacitance			4		pF
R_G	Gate Resistance	V_{GS} = –15 mV, f = 1.0 MHz		10		Ω
Switching Characteristics (Note 2)						
$t_{d(on)}$	Turn–On Delay Time	V_{DD} = –25 V, I_D = – 0.2 A, V_{GS} = –10 V, R_{GEN} = 6 Ω		2.5	5	ns
t_r	Turn–On Rise Time			6.3	12.6	ns
$t_{d(off)}$	Turn–Off Delay Time			10	20	ns
t_f	Turn–Off Fall Time			7.5	15	ns
Q_g	Total Gate Charge	V_{DS} = –48 V, I_D = –0.5 A, V_{GS} = –10 V		1.8	2.5	nC
Q_{gs}	Gate–Source Charge			0.3		nC
Q_{gd}	Gate–Drain Charge			0.4		nC
Drain–Source Diode Characteristics and Maximum Ratings						
I_S	Maximum Continuous Drain–Source Diode Forward Current				– 0.18	A
V_{SD}	Drain–Source Diode Forward Voltage	V_{GS} = 0 V, I_S = –0.5 A(Note 2)		–0.8	–1.5	V
t_{rr}	Diode Reverse Recovery Time	I_F = –0.5A, d_{iF}/d_t = 100 A/μs (Note 2)		17		nS
Q_{rr}	Diode Reverse Recovery Charge			15		nC

Notes:

1. $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.

a) 350°C/W when mounted on a minimum pad..

Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%

Typical Characteristics



Figure 1. On-Region Characteristics.



Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.



Figure 3. On-Resistance Variation with Temperature.



Figure 4. On-Resistance Variation with Gate-to-Source Voltage.



Figure 5. Transfer Characteristics.



Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics



Figure 7. Gate Charge Characteristics.



Figure 8. Capacitance Characteristics.



Figure 9. Maximum Safe Operating Area.



Figure 10. Single Pulse Maximum Power Dissipation.



Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1a.
Transient thermal response will change depending on the circuit board design.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5817−1050

ON Semiconductor Website: **www.onsemi.com**

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative