# PE29100

**Document Category: Product Specification** 

## UltraCMOS® High-speed FET Driver, 33 MHz

## Features

- High- and Low-side FET drivers
- Dead-time control
- Fast propagation delay, 8 ns
- Tri-state enable mode
- Sub-nanosecond rise and fall time
- 2A/4A peak source/sink current
- Package Flip chip

## Applications

• DC–DC conversions

**Peregrine** Semiconductor


- AC–DC conversions
- Wireless power
- Class D amplifiers

## **Product Description**

The PE29100 integrated high-speed driver is designed to control the gates on external power devices, such as enhancement mode gallium nitride (eGaN<sup>®</sup>) FETs. The outputs of the PE29110 are capable of providing switching transition speeds in the sub-nanosecond range for hard switching applications up to 33 MHz. High switching speeds result in smaller peripheral components and enable new applications like the Rezence A4WP wireless power transfer. The PE29100 is available in a flip chip package.

The PE29100 is manufactured on Peregrine's UltraCMOS process, a patented advanced form of silicon-oninsulator (SOI) technology, offering the performance of GaAs with the economy and integration of conventional CMOS.

Figure 1 • PE29100 Functional Diagn



©2015-2017, Peregrine Semiconductor Corporation. All rights reserved. • Headquarters: 9380 Carroll Park Drive, San Diego, CA, 92121





## **Absolute Maximum Ratings**

Exceeding absolute maximum ratings listed in **Table 1** may cause permanent damage. Operation should be restricted to the limits in **Table 2**. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

#### **ESD** Precautions

When handling this UltraCMOS device, observe the same precautions as with any other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rating specified in Table 1.

#### Latch-up Immunity

Unlike conventional CMOS devices, UltraCMOS devices are immune to latch-uc

#### Table 1 • Absolute Maximum Ratings for PE29100

5,5			
Parameter/Condition		Max	Unit
Low-side bias (LSB) to low-side source (LSS)	-0.3	6	V
High-side bias (HSB) to high-side source (HSS)		6	V
Input signal	-0.3	6	V
HSS to LSS	-1	100	V
ESD voltage HBM <sup>(*)</sup> , all pins		25	V
Note: * Human body model (MIL-STD 883 Method 3015)			



## **Recommended Operating Conditions**

 Table 2 lists the recommended operating conditions for the PE29100. Devices should not be operated outside the recommended operating conditions listed below.

 Table 2 • Recommended Operating Conditions for PE29100

Parameter	Min	Тур	Max	Unit
Supply for driver front-end, V <sub>DD</sub>	4.0	5.0	5.5	V
Supply for high-side driver, HSB	3.7	5.0	5.5	V
Supply for low-side driver, LSB	3.7	5.0	5.5	V
Logic HIGH for control input	1.6	<b>NO</b>	5.5	V
Logic LOW for control input	0		0.5	V
HSS range	9		80	V
Minimum input pulse width	10			ns
Operating temperature	-4		+105	°C
Junction temperature	40	$\mathbf{D}\mathbf{V}$	+125	°C

## **Electrical Specifications**

**Table 3** provides the key electrical specifications  $(2 + 26 \degree C, V_{10} = 5)$  load = 2.2 $\Omega$  resistor in series with 100 pF capacitor, HSB and LSB bootstrap diode included, unless otherwise specified.

#### Table 3 • DC Characteristics

Parameter	Cordition	Min	Тур	Max	Unit
DC Characteristics					
V <sub>DD</sub> quiescent current	V <sub>DD</sub> = 5V		3	4.0	mA
HSB quiescent current	V <sub>DD</sub> = 5V		2.5	3.4	mA
LSB quiescent current	V <sub>DD</sub> = 5V		2.5	3.4	mA
Under Voltage Lockout					
Under voltage release (rising)		3.1	3.6	4.3	V
Under voltage hysteresis			200		mV
Gate Drivers					
HSG <sub>PU</sub> /LSG <sub>PU</sub> pull-up resistance			1.2		Ω
HSG <sub>PD</sub> /LSG <sub>PD</sub> pull-down resistance			0.5		Ω
HSG <sub>PU</sub> /LSG <sub>PU</sub> leakage current	HSB-HSG <sub>PU</sub> = 5.5V/LSB-LSG <sub>PU</sub> = 5.5V		10		μA
HSG <sub>PD</sub> /LSG <sub>PD</sub> leakage current	HSG <sub>PD</sub> -HSS = 5.5V/LSG <sub>PD</sub> -HSS = 5.5V		10		μA
Dead-time Control	·				





#### Table 3 • DC Characteristics (Cont.)

Parameter	Condition	Min	Тур	Max	Unit
Dead-time control voltages	30k to 80 kΩ resistor to GND		1.2		V
Dead-time from HSG going low to	RDHL = 30 kΩ		0.8		ns
LSG going high	RDHL = 80 kΩ		3.4		ns
Dead-time from LSG going low to	RDLH = 30 kΩ		0.8	5	ns
HSG going high	RDLH = 80 kΩ		3.2		ns
Switching Characteristics	·				
LSG turn-off propagation delay	At min dead time		8.		ns
HSG rise time	10%–90%		1.0	1.2	ns
	10%–90% with 1000 pF load	19	2.5		
	10%-90%		1.0	1.2	ns
LSG rise time	10%–90% with 1000 pF load		1.8		
HSG fall time	10%-90%		0.9	1.0	ns
HSG fail time	10%–90% with 1000 pF load		2.5		
LSG fall time	10%-90%		0.9	1.0	ns
	10%-90% with 1000 pF load	X	1.8		
Max switching frequency @ 50% duty cycle	RDHL = RDLH= 80 kΩ		33		MHz

Control Logic Table 4 provides the control logic truth table for the PE29100.

## Table 4 • Truth Table for PE22100

EN	IN	IS <sub>PU</sub> -HSS H	SG <sub>PD</sub> –HSS	LSG <sub>PU</sub> –LSS	LSG <sub>PD</sub> -LSS
	5	Hi–Z	L	Н	Hi–Z
~~~		Н	Hi–Z	Hi–Z	L
Н	L	Hi–Z	L	Hi–Z	L
н	H	Hi–Z	L	Hi–Z	L



## **Typical Performance Data**


**Figure 2–Figure 4** show the typical performance data @ +25 °C,  $V_{DD}$  = 5V, load = 2.2 $\Omega$  resistor in series with 100 pF capacitor, HSB and LSB bootstrap diode included, unless otherwise specified.

















## Test Diagram

**Figure 5** shows the test circuit used for obtaining measurements. The two bootstrap diodes shown in the schematic are used for symmetry purposes in characterization. In practice, only the HSB diode is required. Removing the LSB diode will result in higher low-side supply voltage since the diode drop is eliminated. As a result, the dead-time resistor can be adjusted to compensate for any changes in propagation delay.

#### Figure 5 • Test Circuit for PE29100







## Theory of Operation

#### General

The PE29100 is intended to drive both the high-side (HS) and the low-side (LS) gates of external power FETs, such as eGaN FETs, for power management applications. The PE29100 favors applications requiring higher switching speeds due to the reduced parasitic properties of the high resistivity insulating substrate inherent with Peregrine's UltraCMOS process.

The driver uses a single-ended pulse width modulation (PWM) input that feeds a dead-time controller, capable of generating a small and accurate dead-time. The dead-time circuit prevents shoot-through current in the output stage. The propagation delay of the dead-time controller must be small to meet the fast switching requirements when driving eGaN FETs. The differential outputs of the dead-time controller are then level-shifted from a low-voltage domain to a high-voltage domain required by the output drivers.

Each of the output drivers includes two separate pull-up and pull-down outputs allowing independent control of the turn-on and turn-off gate loop resistance. The low impedance output of the drivers improves external power FETs switching speed and efficiency, and minimizes the effects of the voltage rise time (dvidt) transients.

#### Under-voltage Lockout

An internal under-voltage lockout (UVLO) feature prevents the RE20100 from powering up before input voltage rises above the UVLO threshold of 3.6V (typ), and 200 mV (typ) of hysteresis is built in to prevent false triggering of the UVLO circuit. The UVLO must be cleared and the EN pin must be released before the part will be enabled.


#### Dead-time Adjustment


The PE29100 features a dead-time adjustment that allows the user to control the timing of the LS and HS gates to eliminate any large shoot-through currents, which could dramatically reduce the efficiency of the circuit and potentially damage the eGaN FETs (Iwo external resistors control the timing of outputs in the dead-time controller block. The timing waveforms are illustrated in **Sigure 6**.

The dead-time resistors only a tect the LS output: the HS output will always equal the duty-cycle of the input. The HS FET gate node will track the duty cycle of the PWM input with a shift in the response, as both rising and falling edges are shifted in the same direction. The LS FET gate node duty cycle can be controlled with the dead-time resistors as each resistor will move the rising and falling edges in opposite directions. RDLH will change the dead-time from low-side gate (LSG) falling to high-side gate (HSG) rising and RDHL will change the dead-time from HSC falling to LSG rising. **Figure 7** shows the resulting dead-time versus the external resistor values with both HS and LS bias diode capacitors installed as indicated in **Figure 2**. The LS bias diode and capacitor is included for symmetry only and is not required for the part to function. Removing the LS bias diode will increase the LSG voltage by approximately 0.3V, resulting in a wider separation of the t<sub>DHL</sub> and t<sub>DLH</sub> curves in **Figure 7**.



Figure 6 and Figure 7 provide the dead-time description for the PE29100.







#### **Application Circuit**

**Figure 8** shows a typical application diagram of the PE29100 and its external components in a half-bridge configuration<sup>(\*)</sup>. The PE29100 is designed to provide a LS gate driver, referenced to ground, and a floating HS gate driver referenced to the switch node (HSS). A common technique to generate the floating HS gate drive uses a bootstrap diode in conjunction with a decoupling capacitor. However, if the LS device conducts currents through its body diode during the dead-time period, an overvoltage condition across the bootstrap capacitor can result.

A more elegant approach replaces the HS bootstrap diode with an eGaN FET (Q4). The LPC2038 is used as a synchronous bootstrap FET to prevent overvoltage of the HS device. The EPC2038 includes an internal diode and prevents the bootstrap capacitor from overcharging during the dead-time periods. This is accomplished by synchronously switching Q4 using the LSG signal so that Q4 turns on and charges the bootstrap capacitor when LSG is high, but turns off as soon as LSG turns low so that no inadvertent bootstrap overcharging occurs during the dead-time periods.

The external gate resistors are required to de-Q the inductance in the gate loop and dampen any ninging on the FET gates and the SW node.


Dead-time resistors RDHL and RDLH can be adjusted to compensate for any charges in propagation delay.

Note: \* For applications greater than 30V in a half-bridge configuration, the PE29100 can be sensitive to high dv/dt conditions on HSS.

ULTRACMOS<sup>®</sup> www.psemi.com



#### Figure 8 • Applications Diagram for PE29100








## **Evaluation Board**

The PE29100 evaluation board (EVB) was designed to ease customer evaluation of the PE29100 gate driver. The EVB is assembled with a PE29100 driver and two EPC8009 eGaN FETs in a half-bridge configuration. VDD is applied at J1 to bias the driver. VIN is applied to the multipin connector, J3, to supply power to the GaN FETs. A PWM signal with an adjustable duty cycle is applied to J2 as the input. VIN can be monitored at test points E1 and E2, while the DC output can be monitored at test points E3 and E4. The switched output node can be observed on an oscilloscope at J3.

Because the PE29100 is capable of generating fast switching speeds, the printed circuit hoard (PCB) layout is a critical component of the design. The layout should occupy a small area with the power FE1s and external bypass capacitors placed as close as possible to the driver to reduce any resonances associated with the gate loops, common source and power loop inductances. Since the maximum allowable gate-to-source voltage for eGaN FETs is 6V, resonance in the gate loops can generate ringing that can degrade the performance and potentially damage the power devices due to high voltage spikes. Additionally, his important to keep ground paths short.

The PCB is fabricated on FR4 material, with a total thickness of 0.062 inches. A minimum copper thickness of 1 ounce or more is recommended on the PCB outer layers to limit resistive losses and improve thermal spreading.

Figure 9 • Evaluation Kit Layout for PE29100





1 HSG<sub>PD</sub>

6 HSG<sub>PU</sub>

(9) LSG<sub>PU</sub> LSG<sub>PD</sub> (12)

## **Pin Configuration**

~ This section . . . . . . . 41. PE29100. Fi for the availa description for

Figure 10 • P

#### Table 5 • Pin Descriptions for PE29100

00. Fig availa	g <b>ure 10</b> : ble pack	age. Tab	e pin map	o of this device	Pin No.	Pin Name	Description
ption fo	or each p	bin.			1	HSG <sub>PD</sub>	High-side gate drive pull-down
e 10 • P	rin Confi	guration (	Bumps L	Ip)	2	HSS	High-side source
					3	HSB	High-side has
	0				4	NC	No connect (the to board ground)
1 ISG <sub>PD</sub>	② HSS	③ HSB	(4) NC	⑤ RDLH	5	RDLH	Dead-time control resiston sets LSG falling to HSG rising delay (external resistor to GND)
6 ⊦SG <sub>PU</sub>			⑦ EN	8 IN	6	I SG <sub>PU</sub>	High-side gate drive pull-up
PU			LIN		7	EN	Enable active low, tri-state outputs when high
9 _SG <sub>PU</sub>			10 LSO	(1) GND	8	IN	Control input
-SG <sub>PD</sub>	LSS	LSB	V <sub>dd</sub>	RDHL	9	LSOPU	Low-side gate drive pull-up
12	(13)	(14)	(15)	16	10	LSO	Look ahead for LSG <sub>PU</sub> . LSO pre-
							cedes $LSG_{PU}$ and $LSG_{PD}$ by 4 ns.
						GND	Ground
				$\sim$	12	LSG <sub>PD</sub>	Low-side gate drive pull-down
					13	LSS	Low-side source
					14	LSB	Low-side bias
			$\bigcirc$		15	V <sub>DD</sub>	+5V supply voltage
		,		CV	16	RDHL	Dead-time control resistor sets HSG falling to LSG rising delay (external resistor to ground)
ν.	Q Q						





## **Die Mechanical Specifications**

This section provides the die mechanical specifications for the PE29100.

#### Table 6 • Die Mechanical Specifications for PE29100

Parameter	Min	Тур	Max	Unit	Test Condition
Die size, singulated (x,y)		2040 × 1640		μm	Including sapphire, max tolerance = -20/+30
Wafer thickness	180	200	200	μm	
Wafer size				μm	
Bump pitch		400		цш	
Bump height		85		μm	
Bump diameter		110			$\mathbf{n}_{ax} \text{ tolerance} = \pm 17$
Table 7 • Pin Coordinates for PE	29100 <sup>(*)</sup>		Figure 1.	in Layout for	PE29100 <sup>(1)(2)</sup>


#### Table 7 • Pin Coordinates for PE29100<sup>(\*)</sup>

Pin #	Pin Name	Pin Cer	nter (µm)			$ \rightarrow $	V		
111 77		X	Y		· · · · ·	2 HSS	③ HSB	4 NC	5 RDLI
1	HSG <sub>PD</sub>	-800	600		V		HOD	NO	RBEI
2	HSS	-400	600			•		⑦ EN	8
3	HSB	0	800	HS	SG <sub>PU</sub>			ĒN	IN
4	NC	400	600						
5	RDLH	800	600		) G <sub>PU</sub>			10 LSO	(1) GNE
6	HSG <sub>PU</sub>	-800	200		G <sub>PD</sub>	LSS	LSB	V <sub>dd</sub>	RDH
7	EN	400	200	(12		(13)	(14)	(15)	(16)
8	IN	800	200		_				
9	LSG <sub>PU</sub>	800	-200			2040	) µm (–20 / +3	30 µm)——	
10	LSO	400	-200	Notes:					
11	GND	800	-200		-	are not drav die size sh	vn to scale. own, bump s	ide up	
12	LSG <sub>PD</sub>	-800	-600	2) 0119	ulatou		onn, bamp e	luo up.	
13	LSS	-400	-600						
14	LSB	0	-600						
15	V <sub>DD</sub>	400	-600						
16	RDHL	800	-600						





#### Figure 12 • Recommended Land Pattern for PE29100







## **Ordering Information**

Table 8 lists the available ordering code for the PE29100.

#### Table 8 • Order Code for PE29100

Order Codes	Description	Packaging	Shipping Method
PE29100A-X	PE29100 flip chip	Die on tape and reel	500 units/T&R
PE29100A-Z	PE29100 flip chip	Die on tape and reel	3000 units/T&R

#### **Document Categories**

#### Advance Information

The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice.

#### **Preliminary Specification**

The datasheet contains preliminary teat. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product.

#### **Product Specification**

The datasheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Customer Natification Form).

#### Sales Contact

For additional oformation, contact sales at sales@psemi.com.

#### Disclaimers

The information in this document is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's ownerisk. No patent rights or licenses to any circuits described in this document are implied or granted to any third party. Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

#### **Patent Statement**

Peregrine products are protected under one or more of the following U.S. patents: patents.psemi.com

#### **Copyright and Trademark**

©2015-2017, Peregrine Semiconductor Corporation. All rights reserved. The Peregrine name, logo, UTSi and UltraCMOS are registered trademarks and HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp.



www.psemi.com