SDLS179 – JANUARY 1981 – REVISED MARCH 1988


- Mechanically and Functionally Interchangeable With DM71/81LS95 thru DM71/81LS98
- P-N-P Inputs Reduce Bus Loading
- 3-State Outputs Rated at IOL of 12 mA and 24 mA for 54LS and 74LS, Respectively

DEVICE	DATA PATH
'LS465	True
'LS466	Inverting
'LS467	True
'LS468	Inverting

description

These octal buffers utilize the latest low-power Schottky technology. The 'LS465 and 'LS466 have a two-input active-low AND enable gate controlling all eight data buffers. The 'LS467 and 'LS468 have two separate active-low enable inputs each controlling four data buffers. In either case, a high level on any \overline{G} places the affected outputs at high impedance.

schematics of inputs and outputs




PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

SN54LS465 AND SN54LS466 J PACKAGE								
SN74LS465 AND SN74LS466 DW OR N PACKAGE								
ITOR VIEWI								

(TOP VIEW)										
Ğ1	dr.	J20	Vcc							
A1		19	G2							
Y1	[]3	18	A8							
A2		17	Y8							
Y2	[]5	16	A7							
A3	[]6	15	Y7							
Y3	D 7	14	A6							
A4	8]]	13	Y6							
¥4	ط٩	12	A5							
GND	10	11	Y5							

SN54LS465 AND SN54LS466 . . . FK PACKAGE



SN54LS467 AND SN54LS468 . . . J PACKAGE SN74LS467 AND SN74LS468 . . . DW OR N PACKAGE (TOP VIEW)

1G	С	1	U	20	D	Vcc
1A1		2		19	Б	2Ġ
1Y1	С	3		18	Þ	2A4
1A2		4		17	Þ	2Y4
1Y2	C	5		16		2A3
1A3		6		15		2Y3
1Y3		7		14		2A2
1A4		8		13		2Y2
1Y4	D	9		12		2A1
GND	q	10)	11	þ	2Y1

SN54LS467 AND SN54LS468 . . . FK PACKAGE (TOP VIEW)


	_	د ا ۱۲۱ ۱۸۱		n	$\overline{\}$	
1A2	4				18 [2A4
1Y2	5				17[2Y4
1A3	6					2A3
1Y3	<u>ر (</u>				15 [2Y3
1A4	3				14[2A2
		1 × 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2X1 [11 2A1 [12	LC.		


Copyright © 1988, Texas Instruments Incorporated

INSTRUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SDLS179 – JANUARY 1981 – REVISED MARCH 1988

logic diagrams (positive logic)






'LS467








Pin numbers shown are for DW, J, and N packages.



SDLS179 – JANUARY 1981 – REVISED MARCH 1988





[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1) 7 V
Input voltage
Off-state output voltage
Operating free-air temperature range: SN54LS465 thru SN54LS468
SN74LS465 thru SN74LS468
Storage temperature range

NOTE 1: Voltage values are with respect to the network ground terminal.

recommended operating conditions

		SN54LS'			SN74LS'			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V	
High-level output current, IOH			1	<u> </u>		-2.6	mA	
Low-level output current, IOL		······	12			24	mA	
Operating free-air temperature, T _A	55		125	0		70	°C	



SDLS179 - JANUARY 1981 - REVISED MARCH 1988

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS [†]			SN54LS	*	1	SN74LS'			
PARAMETER			TEST CONDITION	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
VIH	High-level input vo	oltage			2			2			V
VIL	Low-level input vo	ltage					0.7			0.8	V
VIK	Input clamp volta	ge	$V_{CC} = MIN, I_I = -18 \text{ mA}$				-1.5			-1.5	V
Vou	High-level output	voltage	$V_{CC} = MIN, V_{IH} = 2 V,$	IOH = -1 mA	2.4	3.3					v
⊻ОН	riigii-ievei output	vortage	VIL = VIL max	IOH = -2.6 mA				2.4	3.1		ľ
Voi	Low-level output	Antana	$V_{CC} = MIN, V_{IH} = 2 V,$	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	v
•OL	con level output	VUILage		10L = 24 mA					0.35	0.5	l v
lozh	Off-state output c	tate output current, $V_{CC} = MAX, V_{IH} = 2V, V_{IL} = V_{IL} max,$				20			20	μA	
·02H	high-level voltage	applied	V _O = 2.7 V			20			20	40	
IOZL	Off-state output current,		$V_{CC} = MAX, V_{IH} = 2V, V_{IL} = V_{IL} max,$				-20			20	μA
-02L	Low-level voltage applied		V ₀ = 0.4 V				-20			20	μη
11	Input current at maximum		$V_{CC} = MAX, V_1 = 7 V$				0.1			0.1	mA
.1	input voltage						0.1			0.1	
ЧΗ	High-level input c	urrent	$V_{CC} = MAX, V_I = 2.7 V$				20			20	μA
11L	Low-level input cu	urrent	$V_{CC} = MAX, V_1 = 0.4 V$				0.2			-0.2	mA
los	Short-circuit outp	ut current§	$V_{CC} = MAX, V_{O} = 0 V$		-30		-130	-30		-130	mA
		'LS465,		Outputs low		19	32		19	32	
		'LS467		Outputs high		13	22		13	22	mA
loo	Supply current	2.3407	V _{CC} = MAX	Output Hi-Z		22	37		22	37	
ICC	oupply current	'LS466,		Outputs low		14	23		14	23	
		'LS468,		Outputs high		6	10		6	10]
		L3400		Outputs Hi-Z		17	28		17	28]

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$. § Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$, see note 2

PARAMETER	FROM	TO	TEST CONDITIONS	'LS	'LS465, 'LS467			'LS466, 'LS468			
FANAMETEN	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	ТҮР	MAX	UNIT	
^t PLH	Ai	Yi			9	15		7	12	ns	
^t PHL	Ai	Yi			12	18		9	15	ns	
^t PZH	Ğ↓	Y	R _L = 667 Ω, C _L = 45 pF		25	40		25	40	ns	
^t PZL	Ğ↓	Y			29	45		29	45	ns	
^t PHZ	Ğ↑	Y	$R_1 = 667 \Omega, C_1 = 5 pF$		25	40		25	40	ns	
^t PLZ	Ğ↑	Y	- n00/ 36, C5 pr		30	45		30	45	ns	

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.





6-Sep-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LS465DW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	0 to 70	LS465	
SN74LS465N	OBSOLETE	E PDIP	N	20		TBD	Call TI	Call TI	0 to 70	SN74LS465N	
SN74LS465N	OBSOLETE	PDIP	Ν	20		TBD	Call TI	Call TI	0 to 70	SN74LS465N	
SN74LS465NE4	OBSOLETE	PDIP	Ν	20		TBD	Call TI	Call TI	0 to 70		
SN74LS465NE4	OBSOLETE	PDIP	Ν	20		TBD	Call TI	Call TI	0 to 70		
SN74LS466DW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	0 to 70		
SN74LS466DWR	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	0 to 70		
SN74LS466N	OBSOLETE	PDIP	Ν	20		TBD	Call TI	Call TI	0 to 70		

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

6-Sep-2015

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated