

# **Full-bridge FET Driver**

#### DESCRIPTION

The TS61001 is a high-voltage FET driver that can be used to drive N-channel devices in full or half bridge configurations. The TS61001 can support various power converter applications, multiple standard and proprietary wireless power applications, and motor driver systems.

#### APPLICATIONS

- Multi-standard compliant and non-compliant wireless chargers for:
  - o Cell Phones and Smartphones
  - o GPS Devices
  - o Digital Cameras
  - o Tablets and eReaders
  - o Portable Lighting
- Full and half-bridge power converters
- Motor drive applications


#### **FEATURES**

- Supports Qi®, PMA, A4WP and proprietary wireless power applications
- Power outputs scalable based on FET size
- Support for half and full-bridge power sections
- Integrated comparator
- Low external component count
- Available in 28 pin 5x5 QFN

#### **SPECIFICATIONS**


- Drives both low side and high side N-channel MOSFETS
- $6\Omega$  pull-up,  $2\Omega$  pull-down gate drivers
- Independent TTL compatible inputs
- Floating gate drive and bootstrap circuits for driving high side devices – up to 85V for the bootstrap supply voltage
- 5 12V gate drive capability allows compatibility with a wide range of FETs
- Fast propagation delays (<50nS typical)
- Matched channel to channel delays (<25nS mismatch)</li>
- Fast rise and fall times
- Optional break before make detection to set minimum dead time protection
- Available comparator, amplifier and 3.3V linear regulator (10mA capability) for supporting circuitry
- Under voltage lock out protection
- Over temperature shut down (TSD) protection

#### TYPICAL APPLICATION





# **PINOUT**



- 2 -




# PIN DESCRIPTION

QFN Pin #	Pin Symbol	Function	Description	
1	VS1	FET drive	High side MOSFET source #1	
2	H01	FET drive	High side MOSFET gate drive #1	
3	L01	FET drive	Low side MOSFET gate drive #1	
4	VCCG	Input power	Input power supply (gate drive supply)	
5	PGND	Power GND	Power GND	
6	LO2	FET drive	Low side MOSFET gate drive #2	
7	HO2	FET drive	High side MOSFET gate drive #2	
8	VS2	FET drive	High side MOSFET source #2	
9	VB2	Bootstrap	Bootstrap for gate drive #2	
10	LS10N	PWM1_L	Low-side gate control #1	
11	HS10N	PWM1_H	High-side gate control #1	
12	LS20N	PWM2_L	Low-side gate control #2	
13	AGND	Analog GND	Analog GND	
14	V5INT	Decoupling	Internal 5V regulator decoupling	
15	SDATA	I2C Data	I2C data	
16	SCLK	I2C Clock	I2C clock	
17	V3P3	Decoupling	Internal 3.3V regulator decoupling	
18	HS2ON	PWM2_H	High-side gate control #2	
19	СОМРОИТ	Comparator	Comparator output	
20	COMPN	Comparator	Comparator input (-)	
21	СОМРР	Comparator	Comparator input (+)	
22	PGND	Power GND	Power GND	
23	NC	No Connect	No Connect	
24	PGND	Power GND	Power GND	
25	VCC	Input power	Input power supply (main device supply)	
26	/SLEEP	Disable	Disable Pin (active low)	
27	NC	No Connect	No Connect	
28	VB1	Bootstrap	Bootstrap for gate drive #1	

- 3 -



# **FUNCTIONAL BLOCK DIAGRAM**



- 4 -



## ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature range unless otherwise noted(1,2)

Parameter	Value	Unit
VCCG, VCC	13.2	V
VB1, VB2	13.2 (relative to VS1, VS2)	V
SDATA, SCLK	3.6	V
LS10N, LS20N, HS10N, HS20N	3.6	V
COMPN, COMPP, COMPOUT	3.6	V
Electrostatic Discharge – Human Body Model	+/-2k	V
Electrostatic Discharge – Charge Device Model	+/-500	V
Lead Temperature (soldering, 10 seconds)	260	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
$\theta_{JA}$	Thermal Resistance Junction to Air (Note 1)	34.5	°C/W
$\theta_{JC}$	Thermal Resistance Junction to Case (Note 1)	2.5	°C/W
$T_{STG}$	Storage Temperature Range	-65 to 150	°C
T <sub>J MAX</sub>	Maximum Junction Temperature	150	°C
T <sub>J</sub>	Operating Junction Temperature Range	-40 to 125	°C

Note 1: Assumes 16LD 3x3 QFN with hi-K JEDEC board and 13.5 inch2 of 1 oz Cu and 4 thermal vias connected to PAD

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Unit
VCCG / VCC	Input Operating Voltage	5	8	12.5	V
C	VCCC / VCC Pymaga Canagitara		100		nF
Суссвур	VCCG / VCC Bypass Capacitors		10		uF
$C_{3P3BYP}$	Internal 3.3V Bypass Capacitor		4.7		uF
$C_{V5INTBYP}$	Internal 5V Bypass Capacitor		100		nF
$C_{BST}$	Bootstrap Capacitor		47		nF

- 5 -

<sup>(2)</sup> All voltage values are with respect to network ground terminal.



## **ELECTRICAL CHARACTERISTICS**

Electrical Characteristics, T<sub>J</sub> = -40C to 125C, VCC = 12V (unless otherwise noted)

Symbol	Parameter	Condition	Min	Тур	Max	Unit
VCC Supply V			•			
VCCG / VCC	Input Supply Voltage		5	8	12.5	V
Iq	Input Supply current	/SLEEP = Hi; No loads; Gate drivers off	0.5	1.5	3	mA
Iq	Input Supply current	/SLEEP = Hi; Gate driver Fs = 200KHz (no load)		4	5	mA
Iqq_sleep	Stand by current	/SLEEP = 0V; Inputs driven Low		3	10	uA
Ron Characte	eristics					
Ron (pulldown)	HS,LS pull down device	VCCG/VCC = 12V		1.4	2	Ω
Ron (pullup)	HS, LS pull up device	VCCG/VCC = 12V		4.0	6.5	Ω
Under Voltag						
UVLO (rise)	UV threshold (VCCG)	Rising threshold measurement	4.1	4.35	4.5	V
UVLO (fall)	UV threshold (VCCG)	Falling threshold measurement	3.8	4	4.3	V
UVLO (hyst)	UV hysteresis (VCCG)	Hysteresis		0.15	0.25	V
UVLO (rise)	UV threshold (VCC)	Rising threshold measurement	4.1	4.35	4.5	V
UVLO (fall)	UV threshold (VCC)	Falling threshold measurement	3.8	4	4.3	V
UVLO (hyst)	UV hysteresis (VCC)	Hysteresis		0.15	0.25	V
Input Pins VI	H & VIL					
VIH	Digital Input Pins	Gate driver inputs, I2C		1.5	2.2	V
VIL	Digital Input Pins	Gate driver inputs, I2C	0.8	1.3		V
Hyst	Digital Input Pins	Gate driver inputs, I2C	0.1	0.2		V
Propagation	Delays & Rise/Fall times					
$T_{PLShl}$	Prop delay (LS) high to low	LSxON to LO1 (11V)		15	50	nS
$T_{PLSlh}$	Prop delay (LS) low to high	LSxON to LO1(1V)		15	50	nS
$T_{PHShl}$	Prop delay (HS) high to low	HSxON to $HOx$ ( $HOx - VSx = 10V$ )		25	50	nS
$T_{PHSlh}$	Prop delay (HS) low to high	HSxON to $HOx$ ( $HOx - VSx = 1V$ )		25	50	nS
$T_{PMMlshs}$	Prop delay mismatch (ls to hs)	LS off to HS on mismatch		10	40	nS
$T_{PMMhsls}$	Prop delay mismatch (hs to ls)	HS off to LS on mismatch		10	40	nS
$TPW_{min}$		Minimum pulse width response		80		nS
T <sub>r</sub>	Rise time (HS/LS)	1nF load; 20 – 80%			20	nS
Tp	Fall time (HS/LS)	1nF load; 80 – 20%			20	nS
V3P3 Regula	tor					•
Vout	Nominal Output voltage		3.15	3.3	3.45	V
Iout	External loading	Output Current capability	10	15		mA
Comparator		-				•
Voffset	Comparator Offset		-10	0	10	mV
VCMin	Input Common Mode Range		0.2		1.8	V
Tcomp	Comparator detection time	Input signal of 10mV		40	80	nS

-6-



# **APPLICATION SCHEMATIC**





Figure 1: TS61001 Application Schematic

-7-



# **PACKAGE DIMENSIONS**



-8-



## ORDERING INFORMATION

<b>Device Part Number</b>	Description
TS61001-MQFNR	Full-bridge FET Driver

#### ROHS AND REACH COMPLIANCE

Triune Systems is fully committed to environmental quality. All Triune Systems materials and suppliers are fully compliant with RoHS (European Union Directive 2011/65/EU), REACH SVHC Chemical Restrictions (EC 1907/2006), IPC-1752 Level 3 materials declarations, and their subsequent amendments. Triune Systems maintains certified laboratory reports for all product materials, from all suppliers, which show full compliance to restrictions on the following:

- Cadmium (Cd)
- Chlorofluorocarbons (CFCs)
- Chlorinate Hydrocarbons (CHCs)
- Halons (Halogen free)
- Hexavalent Chromium (CrVI)
- Hydrobromofluorocarbons (HBFCs)
- Hydrochlorofluorocarbons (HCFCs)
- Lead (Pb)
- Mercury (Hg)
- Perfluorocarbons (PFCs)
- Polybrominated biphenyls (PBB)
- Polybrominated Diphenyl Ethers (PBDEs)

- 9 -



#### **Legal Notices**

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. "Typical" parameters which may be provided in Triune Systems data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for your application by your technical experts. TRIUNE SYSTEMS MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Triune Systems disclaims all liability arising from this information and its use. Triune System products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Triune Systems product could create a situation where personal injury or death may occur. Should the Buyer purchase or use Triune Systems products for any such unintended or unauthorized application, the Buyer shall indemnify and hold Triune Systems, and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Triune Systems was negligent regarding the design or manufacture of the part. No licenses are conveyed, implicitly or otherwise, under any Triune Systems intellectual property rights.

#### **Trademarks**

The Triune Systems® name and logo, MPPT-lite™, and nanoSmart® are trademarks of Triune Systems, LLC. in the U.S.A..

All other trademarks mentioned herein are property of their respective companies.

© 2013 Triune Systems, LLC. All Rights Reserved.

- 10 -