
1.75								F	REVISI	ONS										
LTR						DESC	RIPTIC						D	ATE (\	/R-MO	-DA)		APPR	OVED	
Α				4, 15, 1 18, add			anges.	Pages	s 5, 6, 7	7, 8, sy	mbol			81-	.12-09 M. A. Frye					
В				3. Type						MIL-M-	38510	/52002		83-	-04-06 M. A. Frye					
С	Add	device	types ()4 and (05.									84-	10-31		M. A	. Frye		
D				to +125		dd LCC) packa	iae, ele	ectrical	test im	orovem	nents.		85-	11-12			M. A. Frye		
Е	Char vend table	nge to r or CAC I, char	nilitary SE num	drawing ber 669 figures 67268.	g forma 958, de 1, 2, a	at. Add	device	e type (AGE n	06, cha umber	nges to 34335,	1.4, a chang	dd es to		87-	-12-17			. Frye		
F				to MIL- ction.		8535 re	equiren	nents.	Correc	t drawi	ng title	to		03-	-06-11		Thor	nas M.	Hess	
G				quirem quirem			pdate l	boilerpl	ate in a	accorda	nce wi	th		05-	-03-23		Thor	nas M.	Hess	
Н				to cas							oilerpla	te		12-	12-19		Thor	nas M.	Hess	
J				unctior current							boiler	plate		14-	-08-07		Thor	nas M.	Hess	
REV									<u> </u>	T										
REV SHEET																				
	J	J	J	J	J	J	J	J	J	J	J	J								
SHEET	J 15	J 16	J 17	18	19	J 20	J 21	J 22	J 23	J 24	J 25	J 26								
SHEET REV SHEET REV STATUS				18 REV	19		21 J	22 J	23 J	24 J	25 J	26 J	J	J	J	J	J	J	J	J
SHEET REV SHEET REV STATUS OF SHEETS				18 REV SHE	19 ET	20	21	22	23	24	25	26	J 7	J 8	J 9	J 10	J 11	J 12	J 13	J 14
SHEET REV SHEET REV STATUS				18 REV SHE	19	20 BY	21 J	22 J	23 J	24 J	25 J	26 J 6	7 LA I	8 L AN E	9 ANE	10 MAF	11	12 E	_	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	15	16 RD		18 REV SHE PREI	19 ET	20 BY Ray M	21 J 1	22 J	23 J	24 J	25 J	26 J 6	7 LA I	8 LAND	9 ANE, OHIO	10 MAF O 432	11 RITIM 218-3	12 E 990	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI	15 NDAF	16		18 REV SHE PREI	ET PAREC	20 BY Ray M BY tharles	21 J 1	22 J 2	23 J	24 J	25 J	26 J 6	7 LA I	8 LAND	9 ANE, OHIO	10 MAF O 432	11 RITIM 218-3	12 E 990	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI	15	16		18 REV SHE PREI	ET PAREC CKED C	20 BY Ray M BY charles	21 J 1 Monnin	22 J 2	23 J	24 J 4	25 J 5	26 J 6	7 LA I LUM	8 LAND IBUS w.lan	9 ANE, OHIO	10 MAF O 432 marit	11 RITIM 218-33 ime.d	12 E 990 la.mil	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI	NDAF OCIRC	RD CUIT G	17	18 REV SHE PREI	ET PAREC CKED C CROVEC	20 BY Ray M BY harles BY flichael	J J 1 Monnin Reusir	J 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	23 J	J 4 MIC SIN	J 5 SROC	26 J 6 D COI http://	T LUM WWW	8 LAND BUS w.lan	9 ANE, OHIO	10 MAFO 432 mariti	11 RITIM 218-39 ime.d	12 E 990 la.mil	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRO DRA THIS DRAWIN FOR U	NDAF OCIRC WIN	RD CUIT G	17	18 REV SHE PREI	ET PAREC CKED C CROVEC	20 BY Ray MBY harles DBY dichael	21 J 1 Monnin	J 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	23 J	J 4 MIC SIN	J 5 SROC	26 J 6 D COI	T LUM WWW	8 LAND BUS w.lan	9 ANE, OHIO	10 MAFO 432 mariti	11 RITIM 218-39 ime.d	12 E 990 la.mil	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRO DRA THIS DRAWIN FOR U DEPAI AND AGEN	NDAF OCIRCAWIN NG IS A SE BY RTMEN NICIES (RD CUIT G	17	18 REV SHE PREI	ET PAREC CKED C CROVEC	20 BY Ray MBY Charles DBY Michael APPRC 80-0	J J J Annin Reusir A. Fry DVAL E	J 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	23 J	J 4 MIC SIN MO	J 5 SROO IGLE NOL	26 J 6 D COI http://	T T I LUM	BUS W.lan	9 ANE, OHIO	10 MAFO 432 mariti	11 RITIM 218-39 ime.d	E 990 la.mil	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRO DRA THIS DRAWIN FOR U DEPAI AND AGEN DEPARTMEN	NDAF OCIRCAWIN NG IS A SE BY RTMEN NICIES (RD CUIT G VAILAI ALL ITS OF THE DEFEN	17	18 REV SHE PREI	ET PARED CKED CROVED MWING	20 BY Ray MBY Charles DBY Michael APPRC 80-0	J J J Annin Reusir A. Fry DVAL E	J 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	23 J	J 4 MIC SIN MO	J 5 SROCIGLE NOL	26 J 6 D COI http://	IT, [MIC SILI	BUS W.lan	9 ANE , OHIO dand FAL, PROC	10 MAFO 432 mariti	11 RITIM 218-39 ime.d T N-C	12 E 990 la.mil	13	

DSCC FORM 2233 APR 97

5962-E236-14

1. SCOPE

- 1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.
 - 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Frequency	Circuit function
01	Z8001	4.0 MHz	16-Bit N-channel single-chip microprocessor
02	Z8002	4.0 MHz	16-Bit N-channel single-chip microprocessor
03	Z8001A	6.0 MHz	16-Bit N-channel single-chip microprocessor
04	Z8001B	10.0 MHz	16-Bit N-channel single-chip microprocessor
05	Z8002B	10.0 MHz	16-Bit N-channel single-chip microprocessor
06	Z8002A	6.0 MHz	16-Bit N-channel single-chip microprocessor

1.2.2 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	<u>Descriptive designator</u>	<u>Terminals</u>	Package style
Q	GDIP1-T40 or CDIP2-T40	40	Dual-in-line
U	CQCC1-N52	52	Square leadless chip carrier
X	See figure 1	48	Dual-in-line
Υ	CQCC1-N44	44	Square leadless chip carrier
Z	CQCC1-N68	68	Square leadless chip carrier

- 1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.
- 1.3 Absolute maximum ratings.

Supply voltage range with respect to ground (V _{CC})	
Storage temperature range	2 2 W
Lead temperature (soldering, 5 seconds)	
Maximum junction temperature (T _J)	
Thermal resistance, junction-to-case (θ_{JC}):	
Case X	14°C/W
Cases Q, U, Y, Z	See MIL-STD-1835

STANDARD MICROCIRCUIT DRAWING	SIZE A		80003
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL J	SHEET 2

1.4 Recommended operating conditions.

Supply voltage range (V _{CC})	+4.5 V dc to +5.5 V dc
Minimum high level input voltage (V _{IH}):	
Logic inputs	+2.2 V dc to V _{CC} + 0.3 V dc
Clock input	$V_{CC} - 0.4 \text{ V dc to } V_{CC} + 0.3 \text{ V dc}$
RESET (NMI)	2.4 V dc to V _{CC} + 0.3 V dc
Maximum low level input voltage (V _{IL}):	
Logic inputs	0.3 V dc to +0.8 V dc
Clock input	0.3 V dc to +0.45 V dc
Frequency of operation:	
01, 02	0.5 MHz to 4.0 MHz
03, 06	0.5 MHz to 6.0 MHz
04, 05	
Case operating temperature range (T _C)	55°C to +125°C
Clock rise time (t _r):	
01, 02	20 ns maximum
03, 06	15 ns maximum
04, 05	10 ns maximum
Clock fall time (t _f):	
01, 02	20 ns maximum
03, 06	10 ns maximum
04, 05	15 ns maximum

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://quicksearch.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

STANDARD MICROCIRCUIT DRAWING	SIZE A		80003
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	3

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 herein and on figure 1.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Logic functions. The logic functions shall be as specified on figure 3.
 - 3.2.4 Timing waveforms. The timing waveforms shall be as specified on figure 4.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.
- 3.5.1 <u>Certification/compliance mark.</u> A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change</u>. Notification of change to DLA Land and Maritime -VA shall be required for any change that affects this drawing.
- 3.9 <u>Verification and review</u>. DLA Land and Maritime, DLA Land and Maritime's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARD MICROCIRCUIT DRAWING	SIZE A		80003
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL J	SHEET 4

Test	Symbol	Test conditions	Group A	Device	Lin	nits	Unit
1651	Зупівої	$-55^{\circ}C \leq T_{C} \leq +125^{\circ}C \\ +4.5 \text{ V} \leq V_{CC} \leq +5.5 \text{ V} \\ \text{unless otherwise specified}$	subgroups	type	Min	Max	Uliii
Clock input low voltage	V _{IL1}	Driven by external clock generator.	1, 2, 3	All	-0.3 <u>1</u> /	0.45	V
Clock input high voltage	V _{IH1}		1, 2, 3	All	V _{CC} - 0.4	V _{CC} + 0.3	V
Input low voltage	V _{IL2}		1, 2, 3	All	-0.3 <u>1</u> /	0.8	V
Input high voltage	V _{IH2}		1, 2, 3	All	2.4	V _{CC} + 0.3 <u>1</u> /	V
Reset input high voltage (NMI)	V _{IH3}		1, 2, 3	All	2.4	V _{CC} + 0.3	V
High level output voltage all outputs	V _{OH}	I_{OH} = -250 μ A V_{CC} = 4.5 V	1, 2, 3	All	2.4		V
Low level output voltage all outputs	V _{OL}	I_{OL} = +2.0 mA V_{CC} = 4.5 V	1, 2, 3	All		0.4	V
High-impedance (off-state) output current (High) (In Float)	I _{ZH}	$V_{IN} = 2.4 \text{ V}$ $V_{CC} = 5.5 \text{ V}$	1, 2, 3	All	-10	+10	μА
High-impedance (off-state) output current (Low) (In Float)	I _{ZL}	V _{IN} = 0.4 V V _{CC} = 5.5 V	1, 2, 3	All	-10	+10	μА
High level input current (input and bi-directional)	I _{IH}	V _{IN} = 2.4 V V _{CC} = 5.5 V	1, 2, 3	All	-10	+10	μА
Low level input current (input and bi-directional)	I _{IL}	V _{IN} = 0.4 V V _{CC} = 5.5 V	1, 2, 3	All	-10	+10	μА
Low level input current (SEGT)	I _{ILS}	$ 0.4 \ V \leq V_{IN} \leq 2.4 \ V \\ 4.5 \ V \leq V_{CC} \leq 5.5 \ V $	1, 2, 3	01, 03, 04		+200	μА
Supply current	Icc	V _{CC} = 5.5 V	1, 2, 3	All		400	mA
	l		t	 		t	1

See 4.3.1c

Functional tests

STANDARD MICROCIRCUIT DRAWING	SIZE A		80003
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL J	SHEET 5

7, 8

ΑII

	T	TABLE I. Electrical performance characte	ristics - Cont	inued.			
Test	Symbol	Test conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ $+4.5 \ V \le V_{CC} \le +5.5 \ V$	Group A subgroups	Device type	Lir Min	nits Max	Unit
		unless otherwise specified			141111	IVIAX	
Clock pulse	t _{cyc}	See figure 4.	9, 10, 11	01, 02	250	2000	ns
		See Reference No. 1 2/		03, 06	165	2000	
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05	100	2000	
Clock pulse width	t _{PWL1}	See figure 4.	9, 10, 11	01, 02	105		ns
(Low)		See Reference No. 2 2/		03, 06	70		
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05	40		
Clock pulse width	t _{PWH1}	See figure 4.	9, 10, 11	01, 02	105		ns
(High)		See Reference No. 3 2/		03, 06	70		
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05	40		<u> </u>
Clock ↑ to segment	TdC(SNv)	_	9, 10, 11	01		130	ns
number valid	<u>3</u> / <u>4</u> /	See Reference No. 6 2/		03		110	
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04		90	<u> </u>
Clock ↑ to segment	TdC(SNn)	See figure 4.	9, 10, 11	01	20		ns
number not valid	<u>4</u> /	See Reference No. 7 2/		03	10		
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04	0		
Clock ↑ to bus float	TdC(Bz)	See figure 4.	9, 10, 11	01, 02		65	ns
	<u>1</u> /	See Reference No. 8 2/		03, 06		55	
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05		50	
Clock ↑ to address	TdC(A)	See figure 4.	9, 10, 11	01, 02		100	ns
valid		See Reference No. 9 2/		03, 06		75	
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05		65	
Clock ↑ to address	TdC(Az)	See figure 4.	9, 10, 11	01, 02		65	ns
float	<u>1</u> /	See Reference No. 10 2/		03, 06		55	
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05		50	
Address valid to	TdA(DR)	See figure 4.	9, 10, 11	01, 02		475	ns
data in required valid		See Reference No. 11 2/	<u>5</u> /	03, 06		305	
- Valid		C_L = 50 pF to 100 pF ±10%, all outputs		04, 05		180	
Data to CLK ↓	TsDR(C)	See figure 4.	9, 10, 11	01, 02	30		ns
setup time		See Reference No. 12 2/		03, 06	20		
		C_L = 50 pF to 100 pF ±10%, all outputs		04, 05	10		

STANDARD MICROCIRCUIT DRAWING	SIZE A		80003
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL J	SHEET 6

	٦	TABLE I. Electrical performance characte	ristics - Cont	tinued.			
Test	Symbol	Test conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ $+4.5 \ V \le V_{CC} \le +5.5 \ V$	Group A subgroups	Device type	Lir Min	nits Max	Unit
	- I C(A)	unless otherwise specified					
DS ↑ to address active	TdDS(A)	See figure 4.	9, 10, 11 <u>5</u> /	01, 02	80		ns
douvo		See Reference No. 13 $\underline{2}$ / C _L = 50 pF to 100 pF ±10%, all outputs	<u> </u>	03, 06	45		
	T-10/D)A/)		0.40.44	04, 05	20	400	
Clock ↑ to data out valid	TdC(DW)	See figure 4. See Reference No. 14 2/	9, 10, 11	01, 02		100	ns
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		03, 06		75	
<u></u>	TI- DD (DO)		0.40.44	04, 05	0	60	
Data in to DS ↑ hold time	ThDR(DS)	See figure 4. See Reference No. 15 2/	9, 10, 11	01, 02	0		ns
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		03, 06	0		
Data autoralista	T-ID\\(\(D\)\		0 40 44	04, 05	0		
Data out valid to DS ↑ delay	TdDW(DS)	See figure 4. See Reference No. 16 2/	9, 10, 11 <u>5</u> /	01, 02	295		ns
28 Tuolay		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs	-	03, 06	195		
Address valid to	TAA/MD)		0 10 11	04, 05	110		
MREQ ↓ delay	TdA(MR)	See figure 4. See Reference No. 17 2/	9, 10, 11 <u>5</u> /	01, 02	55 35		ns
•		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		03, 06	20		
Clock ↓ to MREQ ↓	TdC(MR)	See figure 4.	9, 10, 11	01, 02	20	80	ns
delay	Tuc(IVIIX)	See Reference No. 18 2/	9, 10, 11	03, 06		70	- 113
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05		50	
MREQ width (High)	TwMRh	See figure 4.	9, 10, 11	01, 02	210	- 50	ns
mite a matir (ringir)	1 00000	See Reference No. 19 2/	5, 10, 11 <u>5</u> /	03, 06	135		
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05	80		
 MREQ ↓ to	TdMR(A)	See figure 4.	9, 10, 11	01, 02	70		ns
address not active	1/	See Reference No. 20 <u>2</u> /	<u>5</u> /	03, 06	35		_
		C_L = 50 pF to 100 pF ±10%, all outputs		04, 05	15		
Data out valid to	TdDW	See figure 4.	9, 10, 11	01, 02	55		ns
$\overline{\rm DS}\downarrow$ (Write Delay)	(DSW)	See Reference No. 21 2/	<u>5</u> /	03, 06	35		
		C_L = 50 pF to 100 pF ±10%, all outputs		04, 05	15		
MREQ ↓ to data in	TdMR(DR)	See figure 4.	9, 10, 11	01, 02		370	ns
required valid		See Reference No. 22 2/	<u>5</u> /	03, 06		230	1
		C_L = 50 pF to 100 pF ±10%, all outputs		04, 05		140	

STANDARD MICROCIRCUIT DRAWING	SIZE A		80003
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL J	SHEET 7

TABLE I. <u>Electrical performance characteristics</u> - Continued.							
Test	Symbol	Test conditions $-55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C}$ $+4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq +5.5 \text{ V}$	Group A subgroups	Device type	Lir Min	mits Max	Unit
	T-IC(MD)	unless otherwise specified	2 40 44	24 02		00	
Clock ↓ to MREQ ↑ delay	TdC(MR)	See figure 4. See Reference No. 23 2/	9, 10, 11	01, 02		80	ns
GC,		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		03, 06		60	4
Clock ↑ to AS ↓	TdC(ASf)	See figure 4.	9, 10, 11	04, 05 01, 02		50	<u></u>
Clock to AS ↓ delay	Tac(ASI)	See Reference No. 24 <u>2</u> /	9, 10, 11	,		80 60	ns
•		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		03, 06 04, 05		45	-
Address valid to	TdA(AS)	See figure 4.	9, 10, 11	01, 02	55	45	ns
$\frac{Address Valid to}{AS} \uparrow delay$	TuA(AS)	See Reference No. 25 2/	5, 10, 11 <u>5</u> /	03, 06	35		- 113
,		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05	20		1
Clock ↓ to AS ↑	TdC(ASr)		9, 10, 11	01, 02	20	90	ns
delay	Tuo(Aor)	See Reference No. 26 2/	3, 10, 11	03, 06		80	- 113
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05		45	1
—————————————————————————————————————	TdAS(DR)		9, 10, 11	01, 02		360	ns
required valid	Tar (O(D1()	See Reference No. 27 2/	5, 10, 11 <u>5</u> /	03, 06		220	1 "
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05		140	1
	TdDS(AS)	See figure 4.	9, 10, 11	01, 02	70		ns
delay		See Reference No. 28 2/	<u>5</u> /	03, 06	35		1
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05	15		1
AS width (Low)	TwAS	See figure 4.	9, 10, 11	01, 02	85		ns
, ,		See Reference No. 29 2/	<u>5</u> /	03, 06	55		1
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05	30		1
—————————————————————————————————————	TdAS(A)	See figure 4.	9, 10, 11	01, 02	70		ns
not active delay	1/	See Reference No. 30 2/	<u>5</u> /	03, 06	45		1
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05	15		1
Address float to DS	TdAz(DSR)	See figure 4.	9, 10, 11	01, 02	0		ns
(Read) ↓ delay	<u>1</u> /	See Reference No. 31 2/		03, 06	0		1
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05	0		
AS ↑ to DS ↓	TdAS(DSR)	See figure 4.	9, 10, 11	01, 02	80		ns
(Read) delay		See Reference No. 32 2/	<u>5</u> /	03, 06	55		
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05	30		

STANDARD MICROCIRCUIT DRAWING	SIZE A		80003
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL J	SHEET 8

TABLE I. <u>Electrical performance characteristics</u> - Continued.							
Test	Symbol	Test conditions $ -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \\ +4.5 \text{ V} \leq V_{CC} \leq +5.5 \text{ V} \\ \text{unless otherwise specified} $	Group A subgroups	Device type	Lir Min	nits Max	Unit
DS (Read) ↓ to data in required	TdDSR(DR)		9, 10, 11 <u>5</u> /	01, 02		205	ns
valid		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs	_	03, 06 04, 05		130 70	
Clock ↓ to DS ↑ delay	TdC(DSr)	See figure 4. See Reference No. 34 $\underline{2}$ / $C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs	9, 10, 11	01, 02 03, 06 04, 05		70 65 50	ns
	TdDS(DW)		9, 10, 11 <u>5</u> /	01, 02 03, 06 04, 05	75 45 25	30	ns
Address valid to DS (Read) ↓ delay	TdA(DSR)	See figure 4. See Reference No. 36 $\underline{2}$ / C _L = 50 pF to 100 pF \pm 10%, all outputs	9, 10, 11 <u>5</u> /	01, 02 03, 06 04, 05	180 110 65		ns
Clock ↑ to DS (Read) ↓ delay	TdC(DSR)	See figure 4. See Reference No. 37 $\underline{2}/$ C _L = 50 pF to 100 pF \pm 10%, all outputs	9, 10, 11	01, 02 03, 06 04, 05		120 85 65	ns
DS (Read) width (Low)	TwDSR	See figure 4. See Reference No. 38 $\underline{2}$ / $C_L = 50$ pF to 100 pF $\pm 10\%$, all outputs	9, 10, 11 <u>5</u> /	01, 02 03, 06 04, 05	275 185 110		ns
Clock ↓ to DS (Write) ↓ delay	TdC(DSW)	See figure 4. See Reference No. 39 $\underline{2}/$ C _L = 50 pF to 100 pF ±10%, all outputs	9, 10, 11	01, 02 03, 06 04, 05		95 80 65	ns
DS (Write) width (Low)	TwDSW	See figure 4. See Reference No. 40 $\underline{2}$ / $C_L = 50$ pF to 100 pF $\pm 10\%$, all outputs	9, 10, 11 <u>5</u> /	01, 02 03, 06 04, 05	185 110 75		ns
DS (Input) ↓ to data in required valid	TdDSI(DR)	See figure 4. See Reference No. 41 $\underline{2}/$ $C_L = 50$ pF to 100 pF $\pm 10\%$, all outputs	9, 10, 11 <u>5</u> /	01, 02 03, 06 04, 05		330 210 120	ns
Clock ↓ to DS (I _O) ↓ delay	TdC(DSf)	See figure 4. See Reference No. 42 $\underline{2}/$ $C_L = 50$ pF to 100 pF $\pm 10\%$, all outputs	9, 10, 11	01, 02 03, 06 04, 05		120 90 70	ns

STANDARD MICROCIRCUIT DRAWING	SIZE A		80003
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL J	SHEET 9

TABLE I. <u>Electrical performance characteristics</u> - Continued.							
Test	Symbol	Test conditions $ -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \\ +4.5 \ V \leq V_{CC} \leq +5.5 \ V \\ unless otherwise specified $	Group A subgroups	Device type	Lir Min	mits Max	Unit
DS (I/O) width	TwDS	See figure 4.	9, 10, 11	01, 02	410		ns
(Low)		See Reference No. 43 2/	<u>5</u> /	03, 06	255		1
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05	160		
AS ↑ to DS	TdAS(DSA)	See figure 4.	9, 10, 11	01, 02	1065		ns
(Acknowledge) ↓ delay		See Reference No. 44 2/	<u>5</u> /	03, 06	690		
uelay		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05	410		1
Clock ↑ to DS	TdC(DSA)	See figure 4.	9, 10, 11	01, 02		120	ns
(Acknowledge) ↓ delay		See Reference No. 45 2/		03, 06		85	1
uelay		C_L = 50 pF to 100 pF ±10%, all outputs		04, 05		70	1
DS (Acknowledge) ↓	TdDSA(DR)	See figure 4.	9, 10, 11	01, 02		455	ns
to data in required delay		See Reference No. 46 2/	<u>5</u> /	03, 06		295	
uelay		C_L = 50 pF to 100 pF ±10%, all outputs		04, 05		165	
Clock ↑ to status	TdC(S)	See figure 4.	9, 10, 11	01, 02		110	ns
valid delay		See Reference No. 47 2/		03, 06		85	
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05		65	
Status valid to	TdS(AS)	See figure 4.	9, 10, 11	01, 02	50		ns
ĀS ↑ delay		See Reference No. 48 2/	<u>5</u> /	03, 06	30		1
		C_L = 50 pF to 100 pF ±10%, all outputs		04, 05	10		
RESET to clock ↑	TsR(C)	See figure 4.	9, 10, 11	01, 02	180		ns
set-up time		See Reference No. 49 2/		03, 06	70		1
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05	50		1
RESET to clock ↑	ThR(C)	See figure 4.	9, 10, 11	01, 02	0		ns
hold time		See Reference No. 50 2/		03, 06	0		
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05	0		1
NMI width (Low)	TwNMI	See figure 4.	9, 10, 11	01, 02	100		ns
		See Reference No. 51 2/		03, 06	70		1
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05	50		1
NMI to clock ↑	TsNMI(C)	See figure 4.	9, 10, 11	01, 02	140		ns
set-up time		See Reference No. 52 2/		03, 06	70		
		C_L = 50 pF to 100 pF ±10%, all outputs		04, 05	50		

STANDARD MICROCIRCUIT DRAWING	SIZE A		80003
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL J	SHEET 10

		FABLE I. Electrical performance characte	11311C3 - COIII	iiiueu.			
Test	Symbol	Test conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ $+4.5 \text{ V} \le V_{CC} \le +5.5 \text{ V}$	Group A subgroups	Device type		mits	Unit
		unless otherwise specified			Min	Max	
VI, NVI to clock ↑	TsVI(C)	See figure 4.	9, 10, 11	01, 02	110		ns
set-up time		See Reference No. 53 2/		03, 06	50		
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05	40		
VI, NVI to clock ↑	ThVI(C)	See figure 4.	9, 10, 11	01, 02	20		ns
hold time		See Reference No. 54 2/		03, 06	20		
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05	10		
SEGT to clock ↑	TsSGT(C)	See figure 4.	9, 10, 11	01	70		ns
set-up time	<u>4</u> /	See Reference No. 55 2/		03	55		
		$C_L = 50$ pF to 100 pF $\pm 10\%$, all outputs		04	40		
SEGT to clock ↑	ThSGT(C)	See Reference No. 56 2/	9, 10, 11	01	0		ns
hold time	<u>4</u> /			03	0		
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs	F to 100 pF ±10%, all outputs	04	0		
MI to clock ↑	TsMI(C)	See figure 4.	9, 10, 11	01, 02	180		ns
set-up time		See Reference No. 57 2/		03, 06	140		
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05	80		
MI to clock ↑	ThMI(C)	See figure 4.	9, 10, 11	01, 02	0		ns
hold time		See Reference No. 58 2/		03, 06	0		
		C_L = 50 pF to 100 pF ±10%, all outputs		04, 05	0		
Clock ↑ to MO	TdC(MO)	See figure 4.	9, 10, 11	01, 02		120	ns
delay time		See Reference No. 59 2/		03, 06		85	
		C_L = 50 pF to 100 pF ±10%, all outputs		04, 05		80	
STOP to clock ↓	TsSTP(C)	See figure 4.	9, 10, 11	01, 02	140		ns
set-up time		See Reference No. 60 2/		03, 06	100		
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05	50		
STOP to clock ↓	ThSTP(C)		9, 10, 11	01, 02	0		ns
hold time		See Reference No. 61 2/		03, 06	0		
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05	0		

STANDARD MICROCIRCUIT DRAWING	SIZE A		80003
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	11

TABLE I. <u>Electrical performance characteristics</u> - Continued.							
Test	Symbol	Test conditions	Group A	Device	Lir	mits	Unit
		$\label{eq:controller} \begin{array}{l} -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \\ +4.5 \text{ V} \leq V_{CC} \leq +5.5 \text{ V} \\ \text{unless otherwise specified} \end{array}$	subgroups	type	Min	Max]
WAIT to clock ↓	TsW(C)	See figure 4.	9, 10, 11	01, 02	50		ns
set-up time		See Reference No. 62 2/		03, 06	30] '
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05	20		1
WAIT to clock ↓	ThW(C)	See figure 4.	9, 10, 11	01, 02	10		ns
hold time		See Reference No. 63 2/		03, 06	10		1
		C_L = 50 pF to 100 pF ±10%, all outputs		04, 05	5		7
BUSRQ to clock ↑	TsBRQ(C)	See figure 4.	9, 10, 11	01, 02	90		ns
set-up time		See Reference No. 64 2/		03, 06	80		1
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05	60		1
BUSRQ to clock ↑	ThBRQ(C)	See figure 4.	9, 10, 11	01, 02	10		ns
hold time		See Reference No. 65 2/		03, 06	10		1
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05	5		1
Clock ↑ to	TdC(BAKr)	See figure 4.	9, 10, 11	01, 02		100	ns
BUSAK ↑ delay		See Reference No. 66 2/		03, 06		75	1
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05		65	1
Clock ↑ to	TdC(BAKf)	See figure 4.	9, 10, 11	01, 02		100	ns
BUSAK ↓ delay	'	See Reference No. 67 <u>2</u> /		03, 06		75	1
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05		65	1
Address valid width	TwA	See figure 4.	9, 10, 11	01, 02	150		ns
		See Reference No. 68 <u>2</u> /	<u>5</u> /	03, 06	95		1
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05	50		1
—————————————————————————————————————	TdDS(s)	See figure 4.	9, 10, 11	01, 02	80		ns
valid	<u>1</u> / ` ´	See Reference No. 69 <u>2</u> /	<u>5</u> /	03, 06	55		1
		$C_L = 50 \text{ pF to } 100 \text{ pF } \pm 10\%$, all outputs		04, 05	30		

See footnotes on next sheet.

STANDARD MICROCIRCUIT DRAWING	SIZE A		80003
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	12

TABLE I. <u>Electrical performance characteristics</u> - Continued.


- 1/ Guaranteed, if not tested.
- 2/ The waveform reference number refers to the position where the parameter appears on figure 4.
- 3/ For waveform reference number 6, $C_L = 50 \text{ pF} \pm 10\%$.
- 4/ These parameters are for 01, 03, and 04 devices only.
- 5/ These waveform reference number parameters are clock dependent. The limits provided are at F_{MAX} . To determine the limits at other frequencies use the following equations:


Waveform reference number	Device types 01 and 02	Device types 03 and 06	Device types 04 and 05
11	2 t _{cyc} + t _{PWH1} - 130 ns	2 t _{cyc} + t _{PWH1} - 95 ns	2 t _{cyc} + t _{PWH1} - 60 ns
13	t _{PWL1} – 25 ns	t _{PWL1} – 25 ns	t _{PWL1} – 20 ns
16	t _{cyc} + t _{PWH1} - 60 ns	t _{cyc} + t _{PWH1} – 40 ns	t _{cyc} + t _{PWH1} – 30 ns
17	t _{PWH1} – 50 ns	t _{PWH1} – 35 ns	t _{PWH1} – 20 ns
19	t _{cyc} – 40 ns	t _{cyc} – 30 ns	t _{cyc} – 20 ns
20	t _{PWL1} – 35 ns	t _{PWL1} – 35 ns	t _{PWL1} – 20 ns
21	t _{PWH1} – 50 ns	t _{PWH1} – 35 ns	t _{PWH1} – 25 ns
22	2 t _{cyc} – 130 ns	2 t _{cyc} – 100 ns	2 t _{cyc} – 60 ns
25	t _{PWH1} – 50 ns	t _{PWH1} – 35 ns	t _{PWH1} – 20 ns
27	2 t _{cyc} – 140 ns	2 t _{cyc} – 110 ns	2 t _{cyc} – 60 ns
28	t _{PWL1} – 35 ns	t _{PWL1} – 35 ns	t _{PWL1} – 25 ns
29	t _{PWH1} – 20 ns	t _{PWH1} – 15 ns	t _{PWH1} – 10 ns
30	t _{PWL1} – 35 ns	t _{PWL1} – 25 ns	t _{PWL1} – 20 ns
32	t _{PWL1} – 25 ns	t _{PWL1} – 15 ns	t _{PWL1} – 10 ns
33	t _{cyc} + t _{PWH1} – 150 ns	t _{cyc} + t _{PWH1} – 105 ns	t_{cyc} + t_{PWH1} – 70 ns
35	t _{PWL1} – 30 ns	t _{PWL1} – 25 ns	t _{PWL1} – 15 ns
36	t _{cyc} – 70 ns	t _{cyc} – 55 ns	t _{cyc} – 35 ns
38	t _{cyc} + t _{PWH1} - 80 ns	t _{cyc} + t _{PWH1} - 50 ns	t_{cyc} + t_{PWH1} – 30 ns
40	t _{cyc} – 65 ns	t _{cyc} – 55 ns	t _{cyc} – 25 ns
41	2 t _{cyc} – 170 ns	2 t _{cyc} – 120 ns	2 t _{cyc} – 80 ns
43	2 t _{cyc} – 90 ns	2 t _{cyc} – 75 ns	2 t _{cyc} – 40 ns
44	4 t _{cyc} + t _{PWL1} – 40 ns	4 t _{cyc} + t _{PWL1} – 40 ns	$4 t_{cyc} + t_{PWL1} - 30 \text{ ns}$
46	2 t _{cyc} + t _{PWH1} - 150 ns	2 t _{cyc} + t _{PWH1} – 105 ns	2 t _{cyc} + t _{PWH1} - 75 ns
48	t _{PWH1} – 55 ns	t _{PWH1} – 40 ns	t _{PWH1} – 30 ns
68	t _{cyc} – 90 ns	t _{cyc} – 70 ns	t _{cyc} – 50 ns
69	t _{PWL1} – 25 ns	t _{PWL1} – 15 ns	t _{PWL1} – 10 ns

STANDARD MICROCIRCUIT DRAWING	SIZE A		80003
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL J	SHEET 13

Case Outline X

Device types 01, 03, and 04.








FIGURE 1. Case outlines.

STANDARD			
MICROCIRCUIT DRAWING			
DLA LAND AND MARITIME			
COLUMBUS, OHIO 43218-3990			

SIZE A		80003
	REVISION LEVEL	SHEET

Case Outline X

Device types 01, 03, and 04.

Symbol	Inc	hes	Millimeters		Notes
	Min	Max	Min	Max	
А		.225		5.72	
b	.014	.023	0.36	0.58	7
b ₁	.030	.070	0.76	1.78	2, 7
С	.008	.015	0.20	0.38	7
D		2.480		62.99	
Е	.510	.620	12.95	15.75	
E ₁	.520	.620	13.21	15.75	6
е	.100	BSC	2.54	BSC	4, 8
L	.120	.200	3.05	5.08	
L ₁	.150		3.81		
Q	.020	.060	0.51	1.52	3
S		.098		2.40	5
S ₁	.005		0.13		5
S ₂	.005		0.13		9

Notes:

- 1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- 2. The minimum limit for dimension b₁ may be .020 (0.51 mm) for leads number 1, 24, 25, and 48 only.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. The basic pin spacing is .100 (2.54 mm) between centerlines. Each pin centerline shall be located within ±.010 (0.25 mm) of its exact longitudinal position relative to pins 1 and 48.
- 5. Applies to all four corners (leads number 1, 24, 25, and 48) (see MIL-STD-1835).
- 6. Lead center when α is 0°. E₁ shall be measured at the centerline of the leads.
- 7. All leads increase maximum limit by .003 (0.08 mm) measured at the center of the flat, when lead finish A is applied.
- 8. Forty-six spaces.
- 9. The top of the lead shall not exceed above the brazed pad top surface.

FIGURE 1. Case outlines - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		80003
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	15

Case outlines X and Q

	Device types: 01, 03, and 04				
Terminal	Terminal	Terminal	Terminal		
number	symbol	number	symbol		
	- 7		- ,		
1	AD_0	25	SN₁		
2	AD_9	26	_SN₀_		
3	AD_{10}	27	BUSRQ		
4	AD ₁₁	28	WAIT		
5	AD ₁₂	29	BUSAK		
6	<u>AD₁₃</u>	30	R/W		
7	STOP	31	N/S		
8	Ml	32	B/W		
9	AD ₁₅	33	NC		
10	AD_{14}	34	AS		
11	V_{CC}	35	CLOCK		
12	\overline{VI}	36	GND		
13	<u>NVI</u>	37	SN_2		
14	S <u>EG</u> T	38	AD_1		
15	<u>NMI</u>	39	AD_2		
16	R <u>ES</u> ET	40	AD_3		
17	<u> Mo</u>	41	AD_5		
18	M <u>RE</u> Q	42	SN ₄		
19	DS	43	AD_4		
20	ST ₃	44	AD_6		
21	ST_2	45	AD_7		
22	ST ₁	46	SN₅		
23	ST_0	47	SN_6		
24	SN₃	48	AD ₈		

Device types: 02, 05, and 06					
Terminal symbol	Terminal number	Terminal symbol			
AD ₉ AD ₁₀ AD ₁₁ AD ₁₂ AD ₁₃ STOP M ₁ AD ₁₅ AD ₁₄ V _{CC} VI NMI	21 22 23 24 25 26 27 28 29 30 31 32 33	ST ₀ BUSRQ WAIT BUSAK R/W N/S B/W NC AS CLOCK GND AD ₁ AD ₂			
$M_{\rm O}$	34 35	AD_3 AD_5			
M <u>RE</u> Q	36	AD_4			
	-	AD_6			
		AD ₇			
_		AD_8 AD_0			
	symbol AD ₉ AD ₁₀ AD ₁₁ AD ₁₂ AD ₁₃ STOP M ₁ AD ₁₅ AD ₁₄ V _{CC} VI NVI NMI RESET M ₀	symbol number AD ₉ 21 AD ₁₀ 22 AD ₁₁ 23 AD ₁₂ 24 AD ₁₃ 25 STOP 26 M _I 27 AD ₁₅ 28 AD ₁₄ 29 V _{CC} 30 VI 31 NVI 32 NMI 33 RESET 34 Mo 35 MREQ 36 DS 37 ST ₃ 38 ST ₂ 39			

NC = No internal connection.

FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		80003
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	16

Case outline U

Device types: 01, 03, and 04				
Terminal number	Terminal symbol	Terminal number	Terminal symbol	
1	AD_0	27	SN₁	
2	AD ₉	28	SN ₀	
3	AD ₁₀	29	BUSRQ	
4	AD ₁₁	30	WAIT	
5	AD ₁₂	31	BUSAK	
6	AD ₁₃	32	NC	
7	NC_	33	N <u>C</u>	
8	STOP	34	R/ <u>W</u>	
9	$\overline{M_{I}}$	35	N/S	
10	AD ₁₅	36	B/W	
11	AD ₁₄	37	RESERVED	
12	Vcc	38	ĀS	
13	NC	39	CLK	
14	VI	40	GND	
15	NVI	41	SN_2	
16	SEGT	42	AD_1	
17	_NMI_	43	AD_2	
18	RESET	44	AD_3	
19	Mo	45	AD ₅	
20	MREQ	46	SN ₄	
21	DS	47	AD_4	
22	ST ₃	48	AD ₆	
23	ST ₂	49	AD ₇	
24	ST₁	50	SN₅	
25	ST ₀	51	SN ₆	
26	SN ₃	52	AD ₈	

NC = No internal connection.

FIGURE 2. Terminal connections - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		80003
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	17

Case outline Z

Device types: 01, 03, and 04				
Terminal number	Terminal symbol	Terminal number	Terminal symbol	
1	GND	35	SN ₁	
2	+5V	36	SN ₀	
3	AD_0	37	BUSRQ	
4	AD_9	38	WAIT	
5	AD ₁₀	39	BUSAK	
6	AD ₁₁	40	NC	
7	AD ₁₂	41	NC	
8	AD ₁₃	42	NC	
9	NC	43	NC	
10	NC	44	NC	
11	STOP	45	R∕W	
12	$\overline{M_{I}}$	46	N/S	
13	AD ₁₅	47	B/W	
14	AD ₁₄	48	RESERVED	
15	+5V	49	AS	
16	+5V	50	GND	
17	GND	51	CLK	
18	GND	52	+5V	
19	VI	53	GND	
20	NVI	54	SN ₂	
21	SEGT	55	AD ₁	
22	NMI	56	AD_2	
23	RESET	57	AD_3	
24	M _O	58	AD_5	
25	MREQ	59	SN ₄	
26	NC	60	NC	
27	NC	61	NC	
28	NC	62	NC	
29	DS	63	AD_4	
30	ST ₃	64	AD ₆	
31	ST ₂	65	AD ₇	
32	ST₁	66	SN₅	
33	ST ₀	67	SN ₆	
34	SN ₃	68	AD ₈	

NC = No internal connection.

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		80003
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	18

Case outline Y

Device types: 02, 05, and 06			
Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	AD ₉	23	ST ₀
2	AD ₁₀	24	NC
3	AD ₁₁	25	NC
4	AD_{12}	26	BUSRQ
5	AD ₁₃	27	WAIT
6	NC_	28	BUSAK
7	STOP	29	R/W
8	\overline{M}_I	30	N/S
9	AD ₁₅	31	B/W
10	AD ₁₄	32	RESERVED
11	V_{CC}	33	AS
12	NC	34	CLK
13	VI	35	GND
14	NVI	36	AD_1
15	NMI	37	AD_2
16	RESET	38	AD_3
17	M _O	39	AD ₅
18	MREQ	40	AD_4
19	DS	41	AD_6
20	ST ₃	42	AD_7
21	ST ₂	43	AD_8
22	ST ₁	44	AD_0

NC = No internal connection.

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		80003
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	19

Device types 01, 03, and 04




FIGURE 3. Logic functions.

STANDARD MICROCIRCUIT DRAWING	SIZE A		80003
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL J	SHEET 20

Device types 02, 05, and 06




FIGURE 3. Logic functions - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		80003
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL J	SHEET 21




FIGURE 4. Timing waveforms.

STANDARD MICROCIRCUIT DRAWING	SIZE A		80003
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL J	SHEET 22




FIGURE 4. <u>Timing waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		80003
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL J	SHEET 23

4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*, 2, 3, 7, 8, 9
Group A test requirements (method 5005)	1, 2, 3, 7, 8, 9, 10, 11**
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3

^{*} PDA applies to subgroup 1.

- 4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 4, 5, and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 (C_{IN} measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance.
 - d. Subgroups 7 and 8 shall include verification of the functionality of the device. It forms a part of the vendor's test tape and shall be maintained and available from the approved sources of supply.

STANDARD MICROCIRCUIT DRAWING	SIZE A		80003
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL J	SHEET 24

^{**} Subgroups 10 and 11, if not tested, shall be guaranteed to the specified limits in table I.

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

5. PACKAGING

- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.
- 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.4 <u>Record of users</u>. Military and industrial users shall inform DLA Land and Maritime when a system application requires configuration control and the applicable SMD to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DLA Land and Maritime -VA, telephone (614) 692-8108.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime -VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.
- 6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime -VA.

6.7 Pin descriptions.

<u>Name</u>	<u>Description</u>
AD ₀ – AD ₁₅ (Address/Data Bus)	<u>Inputs/outputs, active High, three-state</u> . These multiplexed address and data used for both I/O and to address memory. $AD_{15} = MSB$.
AS (Address Strobe)	Output, active Low, three-state. The rising edge of \overline{AS} indicates addresses are valid.
BUSAK (Bus Acknowledge)	Output, active Low. A low on this line indicates the CPU has relinquished control of the bus. This occurs after completion of the current machine cycle. BUSAK goes inactive one clock cycle after the synchronization of BUSRQ being released.
BUSRQ (Bus Request)	Input, active Low. This line must be driven Low to request the bus from the CPU. sampled for being active at the beginning of each machine cycle. When it is released, it is synchronized with the next rising clock edge.

STANDARD MICROCIRCUIT DRAWING	SIZE A		80003
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL J	SHEET 25

6.7 Pin descriptions - Continued.

<u>Name</u> <u>Description</u>

DS Output, active Low, three-state. This line times the data in and out of the CPU.

(Data Strobe)

MREQ Output, active Low, three-state. A low on this line indicates that the address/data bus

(Memory Request) holds a memory address.

MI, MO
Input and output, active Low. These two lines form a resource-request daisy chain that (Multi-Micro In, allows one CPU in a multi-microprocessor system to access a shared resource. MI is Multi-Micro Out) sampled on the rising edge of T₃ of the last machine cycle of any instruction and

Internally latched.

NMI Edge triggered, input, active Low. A high-to-low transition on NMI request a

(Non-Maskable Interrupt) non-maskable interrupt. The NMI interrupt has the highest priority of the three types of

interrupts. The internal $\overline{\text{NMI}}$ latch is sampled on the rising edge of T_3 of the last machine

cycle of any instruction.

NVI Input, active Low. A low on this line requests a non-vectored interrupt. It is sampled on

(Non-Vectored Interrupt) the rising edge of T_3 of the last machine cycle of any instruction.

CLK Input. CLK is a 5 V single-phase time-base input.

(System Clock)

RESET Input, active Low. A low on this line resets the CPU. RESET must be active for at least

(Reset) five clock cycles.

R/W Output, Low = Write, three-state. R/W indicates that the CPU is reading from or writing

(Read/Write) to memory or I/O.

ST₀ – ST₃ Outputs, active High, three-state. These lines specify the CPU status.

(Status)

STOP Input, active Low. This input can be used to single-step instruction execution. It is (Stop) sampled on the last falling clock edge preceding any first instruction fetch cycle.

VI Input, active Low. A low on this line requests a vectored interrupt. It is sampled on the

(Vectored Interrupt) $\overline{\text{rising edge of T}_3}$ of the last machine cycle of any instruction.

WAIT

(Wait)

Input, active Low. This line indicates to the CPU that the memory or I/O device is not ready for data transfer. It is sampled on the falling edge of T₂ and any subsequent WAIT states.

B/W Output, Low = word, three-state. This signal defines the type of memory reference on the

(Byte/Word) 16-bit address/data bus.

 N/\overline{S} Output, Low = system mode, three-state. N/\overline{S} indicates the CPU is in the normal or

(Normal/System Mode) system mode.

SN₀ – SN₆ Outputs, active High, three-state. These lines provide the 7-bit segment number used to (Segment Number) address one of 128 segments by the memory management unit. Outputs by the 01, 03,

and 04 parts only. $SN_6 = MSB$.

SEGT Input, active Low. The memory management unit interrupts the CPU with a low on this

(Segment Trap) line when the MMU detects a segmentation trap. Input on the 01, 03, and 04 parts only.

It is sampled on the rising edge of T_3 of the last machine cycle of any instruction.

STANDARD MICROCIRCUIT DRAWING

DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 SIZE
A

REVISION LEVEL
J
SHEET
J
26

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 14-08-07

Approved sources of supply for SMD 80003 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime -VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at http://www.landandmaritime.dla.mil/Programs/Smcr/.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
8000301UA	0C7V7	Z0800104LMB
8000301XA	0C7V7	Z0800104CMB
8000301ZA	<u>3</u> /	Z8001K2/883
8000302QA	0C7V7	Z0800204CMB
8000302YA	0C7V7	Z0800204LMB
8000303UA	0C7V7	Z0800106LMB
8000303XA	0C7V7	Z0800106CMB
8000303ZA	<u>3</u> /	Z8001AK2/883
8000304UA	0C7V7	Z0800110LMB
8000304XA	0C7V7	Z0800110CMB
8000304ZA	<u>3</u> /	Z8001BK2/883
8000305QA	0C7V7	Z0800210CMB
8000305YA	0C7V7	Z0800210LMB
8000305YC	0C7V7	Z0800210LMB
8000306QA	0C7V7	Z0800206CMB
8000306YA	0C7V7	Z0800206LMB

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGEVendor namenumberand address

0C7V7 e2v, Inc.

dba QP Semiconductor, Inc. 765 Sycamore Drive Milpitas, CA 95035

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.