National Semiconductor

9403A First-In First-Out (FIFO) Buffer Memory

General Description

The 9403A is an expandable fall-through type high-speed First-In First-Out (FIFO) Buffer Memory optimized for high-speed disk or tape controllers and communication buffer applications. It is organized as 16-words by 4-bits and may be expanded to any number of words or any number of bits in multiples of four. Data may be entered or extracted asynchronously in serial or parallel, allowing economical implementation of buffer memories.


The 9403A has TRI-STATE® outputs which provide added

Features

- Serial or parallel input
- Serial or parallel output
- Expandable without external logic
- TRI-STATE outputs
- Fully compatible with all TTL families
- Slim 24-pin package

versatility and is fully compatible with all TTL families.






9403A First-In First-Out (FIFO) Buffer Memory

April 1989

1



2.0/0.667

2.0/0.667

2.0/0.667

2.0/0.667

2.0/0.667

2.0/0.667

2.0/0.667

285/26.7

285/26.7

20/13.3

20/13.3

40 μA/400 μA

40 μΑ/400 μΑ

40 µA/400 µA

40 μA/400 μA

40 μΑ/400 μΑ

40 μA/400 μA

5.7 mA/16 mA

5.7 mA/16 mA

-400 μA/8 mA

-400 µA/8 mA

Transfer to Stack Input

Serial Output Enable

Transfer Out Serial

Transfer Out Parallel

Serial Output Clock

Serial Data Output

Input Register Full

Parallel Data Outputs

Output Register Empty

Master Reset

Output Enable

TTS

OES

TOS

TOP

MR

ŌĒ

Q_S IRF

ORE

CPSO

 $Q_0 - Q_3$

Block Diagram DS D₂ D₁ D₀ Ы INPUT DATA CPS IRF INPUT ĪĒS INPUT REGISTER CONTROL TTS STACK 14 X 4 STACK MR CONTROL ÖRE ŌES OUTPUT REGISTER OUTPUT TOP CONTROL OUTPUT DATA TOS **CPSO** ŌĒ lq, Q, TL/F/10193-4

Functional Description

As shown in the block diagram the 9403A consists of three sections:

- An Input Register with parallel and serial data inputs as well as control inputs and outputs for input handshaking and expansion.
- 2. A 4-bit wide, 14-word deep fall-through stack with selfcontained control logic.
- An Output Register with parallel and serial data outputs as well as control inputs and outputs for output handshaking and expansion.

Since these three sections operate asynchronously and almost independently, they will be described separately below.

INPUT REGISTER (DATA ENTRY)


The Input Register can receive data in either bit-serial or in 4-bit parallel form. It stores this data until it is sent to the fallthrough stack and generates the necessary status and control signals.

Figure 1 is a conceptual logic diagram of the input section. As described later, this 5-bit register is initialized by setting

the F₃ flip-flop and resetting the other flip-flops. The \overline{Q} output of the last flip-flop (FC) is brought out as the 'Input Register Full' output (IRF). After initialization this output is HIGH. **Parallel Entry**—A HIGH on the PL input loads the D_0-D_3 inputs into the F_0-F_3 flip-flops and sets the FC flip-flop. This forces the IRF output LOW indicating that the input register is full. During parallel entry, the \overline{CPSI} input must be LOW. If parallel expansion is not being implemented, IES must be LOW to establish row mastership (see Expansion section).

Serial Entry—Data on the D_S input is serially entered into the F₃, F₂, F₁, F₀, FC shift register on each HIGH-to-LOW transition of the CPSI clock input, provided IES and PL are LOW.

After the fourth clock transition, the four data bits are located in the four flip-flops, F_0-F_3 . The FC flip-flop is set, forcing the IRF output LOW and internally inhibiting CPSi clock pulses from affecting the register, *Figure 2* illustrates the final positions in a 9403A resulting from a 64-bit serial bit train. B₀ is the first bit, B₆₃ the last bit.



Downloaded from Arrow.com.




FIGURE 3. Conceptual Output Section

Parallel Data Extraction-When the FIFO is empty after a LOW pulse is applied to MR, the Output Register Empty (ORE) output is LOW. After data has been entered into the FIFO and has fallen through to the bottom stack location, it is transferred into the Output Register provided the 'Transfer Out Parallel' (TOP) input is HIGH. As a result of the data transfer ORE goes HIGH, indicating valid data on the data outputs (provided the TRI-STATE buffer is enabled). TOP can now be used to clock out the next word. When TOP goes LOW, ORE will go LOW indicating that the output data has been extracted, but the data itself remains on the output bus until the next HIGH level at TOP permits the transfer of the next word (if available) into the Output Register. During parallel data extraction CPSO should be LOW. TOS should be grounded for single slice operation or connected to the appropriate ORE for expanded operation (see Expansion section).


TOP is not edge triggered. Therefore, if TOP goes HIGH before data is available from the stack, but data does become available before TOP goes LOW again, that data will be transferred into the Output Register. However, internal control circuitry prevents the same data from being transferred twice. If TOP goes HIGH and returns to LOW before data is available from the stack, $\overline{\text{ORE}}$ remains LOW indicating that there is no valid data at the outputs.

Serial Data Extraction-When the FIFO is empty after a LOW pulse is applied to MR, the Output Register Empty (ORE) output is LOW. After data has been entered into the FIFO and has fallen through to the bottom stack location, it is transferred into the Output Register provided TOS is LOW and TOP is HIGH. As a result of the data transfer ORE goes HIGH indicating valid data in the register. The TRI-STATE Serial Data Output, Q_S, is automatically enabled and puts the first data bit on the output bus. Data is serially shifted out on the HIGH-to-LOW transition of CPSO. To prevent false shifting, CPSO should be LOW when the new word is being loaded into the Output Register. The fourth transition empties the shift register, forces ORE output LOW and disables the serial output, QS (refer to Figure 3). For serial operation the ORE output may be tied to the TOS input, requesting a new word from the stack as soon as the previous one has been shifted out.

Functional Description (Continued)

EXPANSION

Vertical Expansion—The 9403A may be vertically expanded to store more words without external parts. The interconnection is necessary to form a 46-word by 4-bit FIFO are shown in *Figure 4*. Using the same technique, and FIFO of (15n + 1)-words by 4-bits can be constructed, where n is the number of devices. Note that expansion does not sacrifice any of the 9403A's flexibility for serial/parallel input and output.



Functional Description (Continued)

Horizontal Expansion—The 9403A can also be horizontally expanded to store long words (in multiples of four bits) without external logic. The interconnections necessary to form a 16-word by 12-bit FIFO are shown in *Figure 5*. Using the same technique, any FIFO of 16 words by 4n bits can be constructed, where n is the number of devices. The IRF output of the right most device (most significant device) is connected to the TTS inputs of all devices. Similarly, the ORE output of the most significant device is connected to the TOS inputs of all devices. As in the vertical expansion scheme, horizontal expansion does not sacrifice any of the 9403A's flexibility for serial/parallel input and output.

Horizontal and Vertical Expansion—The 9403A can be expanded in both the horizontal and vertical directions without any external parts and without sacrificing any of its FI-FO's flexibility for serial/parallel input and output. The interconnections necessary to form a 31-word by 16-bit FIFO are shown in *Figure* 6. Using the same technique, any FIFO of (15m + 1)-words by (4n)-bits can be constructed, where m is the number of devices in a column and n is the number of devices in a row. *Figures 7* and \mathcal{B} show the timing diagrams for serial data entry and extraction for the 31-word by 16-bit FIFO shown in *Figure* 6. The final position of data after serial insertion of 496 bits into the FIFO array of *Figure* 6 is shown in *Figure* 9.

Interlocking Circuitry—Most conventional FIFO designs provide status signals analogous to IRF and ORE. However, when these devices are operated in arrays, variations in unit to unit operating speed require external gating to assure all devices have completed an operation. The 9403A incorporates simple but effective 'master/slave' interlocking circuitry to eliminate the need for external gating.


In the 9403A array of *Figure 6* devices 1 and 5 are defined as 'row masters' and the other devices are slaves to the

master in their row. No slave in a given row will initialize its Input Register until it has received LOW on its IES input from a row master or a slave of higher priority.


In a similar fashion, the \overline{ORE} outputs of slaves will not go HIGH until their \overline{OES} inputs have gone HIGH. This interlocking scheme ensures that new input data may be accepted by the array when the \overline{IRF} output of the final slave in that row goes HIGH and that output data for the array may be extracted when the \overline{ORE} of the final slave in the output row goes HIGH.


The row master is established by connecting its $\overline{\text{IES}}$ input to ground while a slave receives its IES input from the IRF output of the next higher priority device. When an array of 9403A FIFOs is initialized with a LOW on the MR inputs of all devices, the IRF outputs of all devices will be HIGH. Thus, only the row master receives a LOW on the $\overline{\text{IES}}$ input during initialization. Figure 10 is a conceptual logic diagram of the internal circuitry which determines master/slave operation. Whenever MR and IES are LOW, the Master Latch is set. Whenever TTS goes LOW the Request Initialization Flip-Flop will be set. If the Master Latch is HIGH, the Input Register will be immediately initialized and the Request Initialization Flip-Flop reset. If the Master Latch is reset, the Input Register is not initialized until IES goes LOW. In array operation, activating the TTS initiates a ripple input register initialization from the row master to the last slave


A similar operation takes place for the output register. Either a \overline{TOS} or TOP input initiates a load-from-stack operation and sets the \overline{ORE} Request Flip-Flop. If the Master Latch is set, the last Output Register Flip-Flop is set and \overline{ORE} goes HIGH. If the Master Latch is reset, the \overline{ORE} output will be LOW until an \overline{OES} input is received.



7







Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Storage Temperature -65°C to + 150°C

Storage remperature	-65 0 10 + 150 0
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)
Note 1: Absolute maximum ratings are value be damaged or have its useful life impain these conditions is not implied.	

Recommended Operating Conditions

Free Air Ambient Temperature Military Commercial Supply Voltage

Military

Commercial

-- 55°C to + 125°C 0°C to + 70°C

+ 4.5V to + 5.5V + 4.5V to + 5.5V

DC Electrical Characteristics

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Symbol	Para	meter	Min	Тур	Max	Units	Vcc	Conditions
VIH	Input HIGH Volt	age	2.0			v		Recognized as a HIGH Signal
V _{IL}	Input LOW Volta	age			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio	de Voltage			- 1.5	v	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC}	2.4 2.4 2.4 2.4			v	Min	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC}			0.4 0.4 0.5 0.5	v	Min	$ I_{OL} = 4 \text{ mA} (IRF, ORE) I_{OL} = 8 \text{ mA} (Q_n, Q_s) I_{OL} = 8 \text{ mA} (IRF, ORE) I_{OL} = 16 \text{ mA} (Q_n, Q_s) $
hн	Input HIGH Curr	ent			40	μΑ	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Curr Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V
կլ	Input LOW Curre	ent			-0.45	mA	Мах	$V_{IN} = 0.4V$
lozh	Output Leakage	Current			100	μA	Max	V _{OUT} = 2.4V
lozl	Output Leakage	Current			- 100	μA	Max	$V_{OUT} = 0.5V$
los	Output Short-Cir	cuit Current	-30		- 130	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Le	akage Current			250	μA	Max	V _{OUT} = V _{CC}
ICCL	Power Supply C	urrent			170	mA	Max	V _O = LOW

Symbol	Parameter	$Comm$ $T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		Mii T _A , V _{CC} = Mii C _L = 50 pF		$Comm$ $T_{A}, V_{CC} = Com$ $C_{L} = 50 \text{ pF}$			Fig. No.
								Units	
		Min	Max	Min	Max	Min	Max		
t _{PHL}	Propagation Delay, Negative-Going CPSI to IRF Output	1.5	20.0	1.5	29.0	1.5	21.0	- ns	ns <i>9403A-a, b</i>
t _{PLH}	Propagation Delay, Negative-Going TTS to IRF	1.5	36.0	1.5	46.0	1.5	38.0		
^t PLH tPHL	Propagation Delay, Negative-Going CPSO to Q _S Output	1.5 1.5	28.0 28.0	1.5 1.5	33.0 33.0	1.5 1.5	29.0 29.0	ns	9403A-c, d
tplh tphl	Propagation Delay, Positive-Going TOP to Outputs Q ₀ -Q ₃	1.5 1.5	46.0 46.0	1.5 1.5	53.0 53.0	1.5 1.5	48.0 48.0	nsd	9403A-e
t _{PHL}	Propagation Delay, Negative-Going CPSO to ORE	1.5	35.0	1.5	41.0	1.5	37.0	ns	9403A-c, d
^t PHL	Propagation Delay, Negative-Going TOP to ORE	1.5	37.0	1.5	45.0	1.5	39.0	ns	ns <i>9403A-ə</i>
t _{PLH}	Propagation Delay, Positive-Going TOP to ORE	1.5	47.0	1.5	53.0	1.5	49.0		
^t PLH	Propagation Delay, Negative-Going TOS to Positive Going ORE	1.5	42.5	1.5	50.0	1.5	45.0	ns	9403A-c, d
tphl	Propagation Delay, Positive-Going PL to Negative-Going IRF	1.5	28.0	1.5	36.0	1.5	29.0	- ns	9403A-g, h
tpLH	Propagation Delay, Negative-Going PL to Positive-Going IRF	1.5	24.0	1.5	29.0	1.5	25.0		

 \square

		7	4F	5	4F	74	4F		
Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 pF$		T _A , V _{CC} = Mil C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig. No.
		Min	Max	Min	Max	Min	Max]	
t _{PLH}	Propagation Delay, Positive-Going OES to ORE	1.5	39.5	1.5	38.0	1.5	41.0	ns	
t _{PLH}	Propagation Delay, Positive-Going IES to Positive-Going IRF	1.5	20.0	1.5	25.0	1.5	21.0	ns	9403A
t _{PLH}	Propagation Delay, MR to IRF	1.5	20.0	1.5	20.0	1.5	20.0	ns	
^t PHL	Propagation Delay, MR to ORE	1.5	33.0	1.5	43.0	1.5	35.0	ns	
t _{PZH}	Propagation Delay,	1.5	14.0	1.0	25.0	1.5	14.0		
t _{PZL}	\overline{OE} to Q ₀ , Q ₁ , Q ₂ , Q ₃	1.5	14.0	1.0	25.0	1.5	14.0	ns	
t _{PHZ}	Propagation Delay,	1.5	14.0	1.0	25.0	1.5	14.0		
t _{PLZ}	\overline{OE} to Q ₀ , Q ₁ , Q ₂ , Q ₃	1.5	14.0	1.0	25.0	1.5	14.0		
tрzн	Propagation Delay,	1.5	16.5	1.0	30.0	1.5	17.0		
^t PZL	Negative-Going OES to Q _S	1.5	17.0	1.0	30.0	1.5	17.0	ns	
^t рнz	Propagation Delay,	1.5	14.0	1.0	30.0	1.5	14.0	115	
^l PLZ	Negative-Going OES to Q _S	1.5	14.0	1.0	30.0	1.5	14.0		
^t PZH	Turn On Time	1.5	60.0	1.5	60.0	1.5	60.0	1	
PZL	TOS to Q _S	1.5	60.0	1.5	60.0	1.5	60.0	ns	
DFT	Fall Through Time		500	1	500		500	ns	9403A
AP	Parallel Appearance Time, \overline{ORE} to $Q_0 - Q_3$	- 19.0	6.5	-20.0	10.0	-20.0	7.0		
AS	Serial Appearance Time, ORE to Q _S	-9.5	14.5	-20.0	25.0	- 10.0	15.0	ns	
DBU	Bubble-Up Time	· · · · ·	470		500	i	500	ns	

	Parameter	74F	54F	74F	Units	Fig. No.
Symbol		$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$	T _A , V _{CC} = Mil	T _A , V _{CC} = Com		
		Min Max	Min Max	Min Max		
s(H) s(L)	Set-up Time HIGH or LOW D _s to Negative CPSI	15.5 15.5	30.0 30.0	16.0 16.0	ns	9403A-a. b
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _s to CPSI	2.0 2.0	8.0 8.0	2.0 2.0		
t _s (L)	Set-up Time, LOW Negative-Going IES to CPSI	18.0	50.0	18.0	ns	9403A-b
t _s (L)	Set-up Time, LOW Negative-Going TTS to CPSI	65.0	110.0	70.0	ns	9403А-Ь
t _s (H) t _s (L)	Set-up Time, HIGH or LOW Parallel Inputs to PL	0 0	1.0 1.0	0 0	ns	
t _h (H) t _h (L)	Hold Time, HIGH or LOW Parallel Inputs to PL	0 0	6.0 6.0	0 0		
t _w (H) t _w (L)	CPSI Pulse Width HIGH or LOW	30 20	52.0 25.0	32 20	ns	9403A-a, b
t _w (H)	PL Pulse Width, HIGH	16.5	20.0	17.0	ns	9403A-g, h
t _w (L)	TTS Pulse Width, LOW Serial or Parallel Mode	16.0	20.0	17.0	ns	9403А-а, b, c, d
t _w (L)	MR Pulse Width, LOW	15.0	20.0	15.0	ns	9403A-f
t _w (H) t _w (L)	TOP Pulse Width HIGH or LOW	15.0 15.0	22.0 20.0	17.0 15.0	ns	9403А-ө
t _w (H) t _w (L)	CPSO Pulse Width HIGH or LOW	17.0 17.0	20.0 20.0	17.0 18.0	ns	9403A-c, a
t _{rec}	Recovery Time MR to Any Input	16.5	25.0	19.0	ns	9403A-f

 \square

