

9403A First-In First-Out (FIFO) Buffer Memory

General Description

The 9403A is an expandable fall-through type high-speed First-In First-Out (FIFO) Buffer Memory optimized for high-speed disk or tape controllers and communication buffer applications. It is organized as 16-words by 4-bits and may be expanded to any number of words or any number of bits in multiples of four. Data may be entered or extracted asynchronously in serial or parallel, allowing economical implementation of buffer memories.


The 9403A has TRI-STATE® outputs which provide added versatility and is fully compatible with all TTL families.

Features

- Serial or parallel input
- Serial or parallel output
- Expandable without external logic
- TRI-STATE outputs
- Fully compatible with all TTL families
- Slim 24-pin package


Connection Diagrams

Pin Assignment
for DIP, SOIC and Flatpak




TL/F/10193-1

Pin Assignment
for LCC and PCC



TL/F/10193-2

Logic Symbol




TL/F/10183-3

Unit Loading/Fan Out

Pin Names	Description	U.L. HIGH/LOW	Input I_{IH}/I_{IL} Output I_{OH}/I_{OL}
D_0 - D_3	Parallel Data Inputs	2.0/0.667	40 μ A/400 μ A
D_5	Serial Data Input	2.0/0.667	40 μ A/400 μ A
PL	Parallel Load Input	2.0/0.667	40 μ A/400 μ A
\overline{CPSI}	Serial Input Clock	2.0/0.667	40 μ A/400 μ A
\overline{IES}	Serial Input Enable	2.0/0.667	40 μ A/400 μ A
\overline{TTS}	Transfer to Stack Input	2.0/0.667	40 μ A/400 μ A
\overline{OES}	Serial Output Enable	2.0/0.667	40 μ A/400 μ A
\overline{TOS}	Transfer Out Serial	2.0/0.667	40 μ A/400 μ A
TOP	Transfer Out Parallel	2.0/0.667	40 μ A/400 μ A
\overline{MR}	Master Reset	2.0/0.667	40 μ A/400 μ A
\overline{OE}	Output Enable	2.0/0.667	40 μ A/400 μ A
\overline{CPSO}	Serial Output Clock	2.0/0.667	40 μ A/400 μ A
Q_0 - Q_3	Parallel Data Outputs	285/26.7	5.7 mA/16 mA
Q_5	Serial Data Output	285/26.7	5.7 mA/16 mA
\overline{IRF}	Input Register Full	20/13.3	-400 μ A/8 mA
\overline{ORE}	Output Register Empty	20/13.3	-400 μ A/8 mA

Block Diagram



TL/F/10193-4

Functional Description

As shown in the block diagram the 9403A consists of three sections:

1. An Input Register with parallel and serial data inputs as well as control inputs and outputs for input handshaking and expansion.
2. A 4-bit wide, 14-word deep fall-through stack with self-contained control logic.
3. An Output Register with parallel and serial data outputs as well as control inputs and outputs for output handshaking and expansion.

Since these three sections operate asynchronously and almost independently, they will be described separately below.

INPUT REGISTER (DATA ENTRY)

The Input Register can receive data in either bit-serial or in 4-bit parallel form. It stores this data until it is sent to the fall-through stack and generates the necessary status and control signals.

Figure 1 is a conceptual logic diagram of the input section. As described later, this 5-bit register is initialized by setting

the F₃ flip-flop and resetting the other flip-flops. The \bar{Q} output of the last flip-flop (FC) is brought out as the 'Input Register Full' output (IRF). After initialization this output is HIGH.

Parallel Entry—A HIGH on the PL input loads the D₀–D₃ inputs into the F₀–F₃ flip-flops and sets the FC flip-flop. This forces the IRF output LOW indicating that the input register is full. During parallel entry, the \bar{CPSi} input must be LOW. If parallel expansion is not being implemented, \bar{IES} must be LOW to establish row mastership (see Expansion section).

Serial Entry—Data on the D_S input is serially entered into the F₃, F₂, F₁, F₀, FC shift register on each HIGH-to-LOW transition of the \bar{CPSi} clock input, provided \bar{IES} and PL are LOW.

After the fourth clock transition, the four data bits are located in the four flip-flops, F₀–F₃. The FC flip-flop is set, forcing the IRF output LOW and internally inhibiting \bar{CPSi} clock pulses from affecting the register, Figure 2 illustrates the final positions in a 9403A resulting from a 64-bit serial bit train. B₀ is the first bit, B₆₃ the last bit.

Functional Description (Continued)





FIGURE 1. Conceptual Input Section

TL/F/10193-5



TL/F/10193-6

FIGURE 2. Final Positions in a 9403A Resulting from a 64-Bit Serial Train

Transfer to the Stack—The outputs of Flip-Flops F₀–F₃ feed the stack. A LOW level on the TTS input initiates a 'fall-


through' action. If the top location of the stack is empty, data is loaded into the stack and the input register is re-initialized. Note that this initialization is postponed until PL is LOW again. Thus, automatic FIFO action is achieved by connecting the \overline{IRF} output to the TTS input.

An RS Flip-Flop (the Request Initialization Flip-Flop shown in Figure 10) in the control section records the fact that data has been transferred to the stack. This prevents multiple entry of the same word into the stack despite the fact the \overline{IRF} and TTS may still be LOW. The Request Initialization Flip-Flop is not cleared until PL goes LOW. Once in the stack, data falls through the stack automatically, pausing only when it is necessary to wait for an empty next location. In the 9403A as in most modern FIFO designs, the \overline{MR} input only initializes the stack control section and does not clear the data.

OUTPUT REGISTER (DATA EXTRACTION)

The Output Register receives 4-bit data words from the bottom stack location, stores it and outputs data on a TRI-STATE 4-bit parallel data bus or on a TRI-STATE serial data bus. The output section generates and receives the necessary status and control signals. Figure 3 is a conceptual logic diagram of the output section.

Functional Description (Continued)



TL/F/10193-7

FIGURE 3. Conceptual Output Section

Parallel Data Extraction—When the FIFO is empty after a LOW pulse is applied to \overline{MR} , the Output Register Empty (\overline{ORE}) output is LOW. After data has been entered into the FIFO and has fallen through to the bottom stack location, it is transferred into the Output Register provided the 'Transfer Out Parallel' (TOP) input is HIGH. As a result of the data transfer \overline{ORE} goes HIGH, indicating valid data on the data outputs (provided the TRI-STATE buffer is enabled). TOP can now be used to clock out the next word. When TOP goes LOW, \overline{ORE} will go LOW indicating that the output data has been extracted, but the data itself remains on the output bus until the next HIGH level at TOP permits the transfer of the next word (if available) into the Output Register. During parallel data extraction \overline{CPSO} should be LOW. TOS should be grounded for single slice operation or connected to the appropriate \overline{ORE} for expanded operation (see Expansion section).

TOP is not edge triggered. Therefore, if TOP goes HIGH before data is available from the stack, but data does become available before TOP goes LOW again, that data will be transferred into the Output Register. However, internal

control circuitry prevents the same data from being transferred twice. If TOP goes HIGH and returns to LOW before data is available from the stack, \overline{ORE} remains LOW indicating that there is no valid data at the outputs.

Serial Data Extraction—When the FIFO is empty after a LOW pulse is applied to \overline{MR} , the Output Register Empty (\overline{ORE}) output is LOW. After data has been entered into the FIFO and has fallen through to the bottom stack location, it is transferred into the Output Register provided TOS is LOW and TOP is HIGH. As a result of the data transfer \overline{ORE} goes HIGH indicating valid data in the register. The TRI-STATE Serial Data Output, Q_s , is automatically enabled and puts the first data bit on the output bus. Data is serially shifted out on the HIGH-to-LOW transition of \overline{CPSO} . To prevent false shifting, \overline{CPSO} should be LOW when the new word is being loaded into the Output Register. The fourth transition empties the shift register, forces \overline{ORE} output LOW and disables the serial output, Q_s (refer to Figure 3). For serial operation the \overline{ORE} output may be tied to the TOS input, requesting a new word from the stack as soon as the previous one has been shifted out.

Functional Description (Continued)

EXPANSION

Vertical Expansion—The 9403A may be vertically expanded to store more words without external parts. The interconnection is necessary to form a 46-word by 4-bit FIFO are shown in Figure 4. Using the same technique, and FIFO of

$(15n + 1)$ -words by 4-bits can be constructed, where n is the number of devices. Note that expansion does not sacrifice any of the 9403A's flexibility for serial/parallel input and output.




FIGURE 4. A Vertical Expansion Scheme

TL/F/10193-8

Functional Description (Continued)

Horizontal Expansion—The 9403A can also be horizontally expanded to store long words (in multiples of four bits) without external logic. The interconnections necessary to form a 16-word by 12-bit FIFO are shown in Figure 5. Using the same technique, any FIFO of 16 words by 4n bits can be constructed, where n is the number of devices. The $\overline{\text{IRF}}$ output of the right most device (most significant device) is connected to the $\overline{\text{TTS}}$ inputs of all devices. Similarly, the $\overline{\text{ORE}}$ output of the most significant device is connected to the $\overline{\text{TOS}}$ inputs of all devices. As in the vertical expansion scheme, horizontal expansion does not sacrifice any of the 9403A's flexibility for serial/parallel input and output.

Horizontal and Vertical Expansion—The 9403A can be expanded in both the horizontal and vertical directions without any external parts and without sacrificing any of its FIFO's flexibility for serial/parallel input and output. The interconnections necessary to form a 31-word by 16-bit FIFO are shown in Figure 6. Using the same technique, any FIFO of $(15m + 1)$ -words by $(4n)$ -bits can be constructed, where m is the number of devices in a column and n is the number of devices in a row. Figures 7 and 8 show the timing diagrams for serial data entry and extraction for the 31-word by 16-bit FIFO shown in Figure 6. The final position of data after serial insertion of 496 bits into the FIFO array of Figure 6 is shown in Figure 9.

Interlocking Circuitry—Most conventional FIFO designs provide status signals analogous to $\overline{\text{IRF}}$ and $\overline{\text{ORE}}$. However, when these devices are operated in arrays, variations in unit to unit operating speed require external gating to assure all devices have completed an operation. The 9403A incorporates simple but effective 'master/slave' interlocking circuitry to eliminate the need for external gating.

In the 9403A array of Figure 6 devices 1 and 5 are defined as 'row masters' and the other devices are slaves to the

master in their row. No slave in a given row will initialize its Input Register until it has received LOW on its $\overline{\text{IES}}$ input from a row master or a slave of higher priority.

In a similar fashion, the $\overline{\text{ORE}}$ outputs of slaves will not go HIGH until their $\overline{\text{OES}}$ inputs have gone HIGH. This interlocking scheme ensures that new input data may be accepted by the array when the $\overline{\text{IRF}}$ output of the final slave in that row goes HIGH and that output data for the array may be extracted when the $\overline{\text{ORE}}$ of the final slave in the output row goes HIGH.

The row master is established by connecting its $\overline{\text{IES}}$ input to ground while a slave receives its $\overline{\text{IES}}$ input from the $\overline{\text{IRF}}$ output of the next higher priority device. When an array of 9403A FIFOs is initialized with a LOW on the $\overline{\text{MR}}$ inputs of all devices, the $\overline{\text{IRF}}$ outputs of all devices will be HIGH. Thus, only the row master receives a LOW on the $\overline{\text{IES}}$ input during initialization. Figure 10 is a conceptual logic diagram of the internal circuitry which determines master/slave operation. Whenever $\overline{\text{MR}}$ and $\overline{\text{IES}}$ are LOW, the Master Latch is set. Whenever $\overline{\text{TTS}}$ goes LOW the Request Initialization Flip-Flop will be set. If the Master Latch is HIGH, the Input Register will be immediately initialized and the Request Initialization Flip-Flop reset. If the Master Latch is reset, the Input Register is not initialized until $\overline{\text{IES}}$ goes LOW. In array operation, activating the $\overline{\text{TTS}}$ initiates a ripple input register initialization from the row master to the last slave.

A similar operation takes place for the output register. Either a $\overline{\text{TOS}}$ or $\overline{\text{TOP}}$ input initiates a load-from-stack operation and sets the $\overline{\text{ORE}}$ Request Flip-Flop. If the Master Latch is set, the last Output Register Flip-Flop is set and $\overline{\text{ORE}}$ goes HIGH. If the Master Latch is reset, the $\overline{\text{ORE}}$ output will be LOW until an $\overline{\text{OES}}$ input is received.




FIGURE 5. A Horizontal Expansion Scheme

TL/F/10193-9

Functional Description (Continued)




FIGURE 6. A 31 x 16 FIFO Array

TL/F/10193-10

Functional Description (Continued)




FIGURE 7. Serial Data Entry for Array of Figure 6

TL/F/10193-11




FIGURE 8. Serial Data Extraction for Array of Figure 6

TL/F/10193-12

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V _{CC} = 0V)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V

Current Applied to Output in LOW State (Max) twice the rated I_{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

DC Electrical Characteristics

Symbol	Parameter	Min	Typ	Max	Units	V _{CC}	Conditions
V _{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.5	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC}	2.4 2.4 2.4 2.4		V	Min	I _{OH} = -400 μA (IRF, ÖRE) I _{OH} = -2.0 mA (Q _n , Q _s) I _{OH} = -400 μA (IRF, ÖRE) I _{OH} = -5.7 mA (Q _n , Q _s)
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC}		0.4 0.4 0.5 0.5	V	Min	I _{OL} = 4 mA (IRF, ÖRE) I _{OL} = 8 mA (Q _n , Q _s) I _{OL} = 8 mA (IRF, ÖRE) I _{OL} = 16 mA (Q _n , Q _s)
I _{IH}	Input HIGH Current			40	μA	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test			100	μA	Max	V _{IN} = 7.0V
I _{IL}	Input LOW Current			-0.45	mA	Max	V _{IN} = 0.4V
I _{OZH}	Output Leakage Current			100	μA	Max	V _{OUT} = 2.4V
I _{OZL}	Output Leakage Current			-100	μA	Max	V _{OUT} = 0.5V
I _{OS}	Output Short-Circuit Current	-30		-130	mA	Max	V _{OUT} = 0V
I _{CEX}	Output HIGH Leakage Current			250	μA	Max	V _{OUT} = V _{CC}
I _{CCL}	Power Supply Current			170	mA	Max	V _O = LOW

AC Electrical Characteristics

Symbol	Parameter	Comm		MII		Comm		Units	Fig. No.
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{ pF}$		$T_A, V_{CC} = \text{MII}$ $C_L = 50\text{ pF}$		$T_A, V_{CC} = \text{Com}$ $C_L = 50\text{ pF}$			
		Min	Max	Min	Max	Min	Max		
t_{PHL}	Propagation Delay, Negative-Going $\overline{\text{CPSI}}$ to $\overline{\text{IRF}}$ Output	1.5	20.0	1.5	29.0	1.5	21.0	ns	9403A-a, b
t_{PLH}	Propagation Delay, Negative-Going $\overline{\text{TTS}}$ to $\overline{\text{IRF}}$	1.5	36.0	1.5	46.0	1.5	38.0		
t_{PLH} t_{PHL}	Propagation Delay, Negative-Going $\overline{\text{CPSO}}$ to Q_S Output	1.5 1.5	28.0 28.0	1.5 1.5	33.0 33.0	1.5 1.5	29.0 29.0	ns	9403A-c, d
t_{PLH} t_{PHL}	Propagation Delay, Positive-Going TOP to Outputs Q_0 - Q_3	1.5 1.5	46.0 46.0	1.5 1.5	53.0 53.0	1.5 1.5	48.0 48.0	nsd	9403A-e
t_{PHL}	Propagation Delay, Negative-Going $\overline{\text{CPSO}}$ to $\overline{\text{ORE}}$	1.5	35.0	1.5	41.0	1.5	37.0	ns	9403A-c, d
t_{PHL}	Propagation Delay, Negative-Going TOP to $\overline{\text{ORE}}$	1.5	37.0	1.5	45.0	1.5	39.0	ns	9403A-e
t_{PLH}	Propagation Delay, Positive-Going TOP to $\overline{\text{ORE}}$	1.5	47.0	1.5	53.0	1.5	49.0		
t_{PLH}	Propagation Delay, Negative-Going $\overline{\text{TOS}}$ to Positive Going $\overline{\text{ORE}}$	1.5	42.5	1.5	50.0	1.5	45.0	ns	9403A-c, d
t_{PHL}	Propagation Delay, Positive-Going PL to Negative-Going $\overline{\text{IRF}}$	1.5	28.0	1.5	36.0	1.5	29.0	ns	9403A-g, h
t_{PLH}	Propagation Delay, Negative-Going PL to Positive-Going $\overline{\text{IRF}}$	1.5	24.0	1.5	29.0	1.5	25.0		


AC Electrical Characteristics

Symbol	Parameter	74F		54F		74F		Units	Fig. No.
		T _A = +25°C V _{CC} = +5.0V C _L = 50 pF		T _A , V _{CC} = Mil C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF			
		Min	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay, Positive-Going OES to ORE	1.5	39.5	1.5	38.0	1.5	41.0	ns	
t _{PLH}	Propagation Delay, Positive-Going IES to Positive-Going IRF	1.5	20.0	1.5	25.0	1.5	21.0	ns	9403A-h
t _{PLH}	Propagation Delay, MR to IRF	1.5	20.0	1.5	20.0	1.5	20.0	ns	
t _{PHL}	Propagation Delay, MR to ORE	1.5	33.0	1.5	43.0	1.5	35.0	ns	
t _{PZH}	Propagation Delay, OE to Q ₀ , Q ₁ , Q ₂ , Q ₃	1.5	14.0	1.0	25.0	1.5	14.0	ns	
t _{PZL}		1.5	14.0	1.0	25.0	1.5	14.0		
t _{PHZ}	Propagation Delay, OE to Q ₀ , Q ₁ , Q ₂ , Q ₃	1.5	14.0	1.0	25.0	1.5	14.0	ns	
t _{PLZ}		1.5	14.0	1.0	25.0	1.5	14.0		
t _{PZH}	Propagation Delay, Negative-Going OES to Q _S	1.5	16.5	1.0	30.0	1.5	17.0	ns	
t _{PZL}		1.5	17.0	1.0	30.0	1.5	17.0		
t _{PHZ}	Propagation Delay, Negative-Going OES to Q _S	1.5	14.0	1.0	30.0	1.5	14.0	ns	
t _{PLZ}		1.5	14.0	1.0	30.0	1.5	14.0		
t _{PZH}	Turn On Time TOS to Q _S	1.5	60.0	1.5	60.0	1.5	60.0	ns	
t _{PZL}		1.5	60.0	1.5	60.0	1.5	60.0		
t _{DFT}	Fall Through Time		500		500		500	ns	9403A-f
t _{AP}	Parallel Appearance Time, ORE to Q ₀ -Q ₃	-19.0	6.5	-20.0	10.0	-20.0	7.0	ns	
t _{AS}	Serial Appearance Time, ORE to Q _S	-9.5	14.5	-20.0	25.0	-10.0	15.0		
t _{DBU}	Bubble-Up Time		470		500		500	ns	

AC Operating Requirements

Symbol	Parameter	74F		54F		74F		Units	Fig. No.
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$		$T_A, V_{CC} = \text{MIL}$		$T_A, V_{CC} = \text{Com}$			
		Min	Max	Min	Max	Min	Max		
$t_s(\text{H})$ $t_s(\text{L})$	Set-up Time HIGH or LOW D_S to Negative $\overline{\text{CPSI}}$	15.5 15.5		30.0 30.0		16.0 16.0		ns	9403A-a, b
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW D_S to $\overline{\text{CPSI}}$	2.0 2.0		8.0 8.0		2.0 2.0			
$t_s(\text{L})$	Set-up Time, LOW Negative-Going $\overline{\text{IES}}$ to $\overline{\text{CPSI}}$	18.0		50.0		18.0		ns	9403A-b
$t_s(\text{L})$	Set-up Time, LOW Negative-Going $\overline{\text{TTS}}$ to $\overline{\text{CPSI}}$	65.0		110.0		70.0		ns	9403A-b
$t_s(\text{H})$ $t_s(\text{L})$	Set-up Time, HIGH or LOW Parallel Inputs to PL	0 0		1.0 1.0		0 0		ns	
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW Parallel Inputs to PL	0 0		6.0 6.0		0 0			
$t_w(\text{H})$ $t_w(\text{L})$	$\overline{\text{CPSI}}$ Pulse Width HIGH or LOW	30 20		52.0 25.0		32 20		ns	9403A-a, b
$t_w(\text{H})$	PL Pulse Width, HIGH	16.5		20.0		17.0		ns	9403A-g, h
$t_w(\text{L})$	$\overline{\text{TTS}}$ Pulse Width, LOW Serial or Parallel Mode	16.0		20.0		17.0		ns	9403A-a, b, c, d
$t_w(\text{L})$	$\overline{\text{MR}}$ Pulse Width, LOW	15.0		20.0		15.0		ns	9403A-f
$t_w(\text{H})$ $t_w(\text{L})$	TOP Pulse Width HIGH or LOW	15.0 15.0		22.0 20.0		17.0 15.0		ns	9403A-e
$t_w(\text{H})$ $t_w(\text{L})$	$\overline{\text{CPSO}}$ Pulse Width HIGH or LOW	17.0 17.0		20.0 20.0		17.0 18.0		ns	9403A-c, d
t_{rec}	Recovery Time $\overline{\text{MR}}$ to Any Input	16.5		25.0		19.0		ns	9403A-f


Timing Waveforms



TL/F/10193-15

Conditions: stack not full, \overline{IES} , PL LOW


FIGURE 9403A-a. Serial Input, Unexpanded or Master Operation



TL/F/10193-16

Conditions: stack not full, \overline{IES} HIGH when initiated, PL LOW

FIGURE 9403A-b. Serial Input, Expanded Slave Operation




TL/F/10193-17

Conditions: data in stack, TOP HIGH, \overline{IES} LOW when initiated, \overline{OES} LOW

FIGURE 9403A-c. Serial Output, Unexpanded or Master Operation


Timing Waveforms (Continued)



TL/F/10193-18

Conditions: data in stack, TOP HIGH, IES HIGH when initiated


FIGURE 9403A-d. Serial Output, Slave Operation



TL/F/10193-19

Conditions: IES LOW when initiated, OE, CPSO LOW; data available in stack

FIGURE 9403A-e. Parallel Output, 4-Bit Word or Master in Parallel Expansion




TL/F/10193-20

Conditions: TTS connected to TRF, TOS connected to ORE, IES, OES, OE, CPSO LOW, TOP HIGH

FIGURE 9403A-f. Fall Through Time


Timing Waveforms (Continued)



TL/F/10193-21

Conditions: stack not full, \overline{IES} LOW when initialized

FIGURE 9403A-g. Parallel Load Mode, 4-Bit Word (Unexpanded) or Master in Parallel Expansion



TL/F/10193-22

Conditions: stack not full, device initialized (Note 1) with \overline{IES} HIGH

FIGURE 9403A-h. Parallel Load, Slave Mode


Note 1: Initialization requires a master reset to occur after power has been applied.

Note 2: \overline{TTS} normally connected to \overline{IRF} .

Note 3: If stack is full, \overline{IRF} will stay LOW.


Order Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:




TL/F/10193-23

Physical Dimensions inches (millimeters)



E28A (REV C)

28 Terminal Ceramic Leadless Chip Carrier (L)
NS Package Number E28A




J24A (REV H)

24-Lead Ceramic Dual-In-Line Package (D)
NS Package Number J24A

Physical Dimensions inches (millimeters) (Continued)

Lit. # 103753



**24-Lead Slim (0.300" Wide) Ceramic Dual-In-Line Package (SD)
NS Package Number J24F**

J24F (REV 6)

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
2900 Semiconductor Drive
P.O. Box 58090
Santa Clara, CA 95052-8090
Tel: (408) 721-5000
TWX: (910) 339-9240

National Semiconductor GmbH
Westendstrasse 193-195
D-8000 Munchen 21
West Germany
Tel: (089) 5 70 95 01
Telex: 522772

NS Japan Ltd.
Sanseido Bldg. 5F
4-15 Nishi Shinjuku
Shinjuku-Ku,
Tokyo 160, Japan
Tel: 3-299-7001
FAX: 3-299-7000

National Semiconductor Hong Kong Ltd.
Southeast Asia Marketing
Austin Tower, 4th Floor
22-26A Austin Avenue
Tsimshatsui, Kowloon, H.K.
Tel: 3-7231290, 3-7243645
Cable: NSSEAMKTG
Telex: 52996 NSSEA HX

National Semicondutores Do Brasil Ltda.
Av. Brig. Faria Lima, 830
8 Andar
01452 Sao Paulo, SP, Brasil
Tel: (55/11) 212-5066
Telex: 391-1131931 NSBR BR

National Semiconductor (Australia) PTY, Ltd.
21/3 High Street
Bayswater, Victoria 3153
Australia
Tel: (03) 729-6333
Telex: AA32096