

MIXED SIGNAL MICROCONTROLLER

FEATURES

- Low Supply-Voltage Range: 1.8 V to 3.6 V
- Ultralow Power Consumption
 - Active Mode (AM):
 All System Clocks Active
 290 μA/MHz at 8 MHz, 3 V, Flash Program
 Execution (Typical)
 150 μA/MHz at 8 MHz, 3 V, RAM Program
 Execution (Typical)
 - Standby Mode (LPM3):
 Real-Time Clock With Crystal, Watchdog, and Supply Supervisor Operational, Full RAM Retention, Fast Wake-Up:
 1.9 μA at 2.2 V, 2.1 μA at 3 V (Typical)
 Low-Power Oscillator (VLO),
 General-Purpose Counter, Watchdog, and Supply Supervisor Operational, Full RAM Retention, Fast Wake-Up:
 1.4 μA at 3 V (Typical)
 - Off Mode (LPM4):
 Full RAM Retention, Supply Supervisor
 Operational, Fast Wake-Up:
 1.1 µA at 3 V (Typical)
 - Shutdown Mode (LPM4.5):
 0.18 µA at 3 V (Typical)
- Wake-Up From Standby Mode in 3.5 μs (Typical)
- 16-Bit RISC Architecture, Extended Memory, up to 25-MHz System Clock
- Flexible Power Management System
 - Fully Integrated LDO With Programmable Regulated Core Supply Voltage
 - Supply Voltage Supervision, Monitoring, and Brownout
- Unified Clock System
 - FLL Control Loop for Frequency Stabilization
 - Low-Power/Low-Frequency Internal Clock Source (VLO)

- Low-Frequency Trimmed Internal Reference Source (REFO)
- 32-kHz Watch Crystals (XT1)
- High-Frequency Crystals up to 32 MHz (XT2)
- 16-Bit Timer TA0, Timer_A With Five Capture/Compare Registers
- 16-Bit Timer TA1, Timer_A With Three Capture/Compare Registers
- 16-Bit Timer TA2, Timer_A With Three Capture/Compare Registers
- 16-Bit Timer TB0, Timer_B With Seven Capture/Compare Shadow Registers
- Two Universal Serial Communication Interfaces (USCI)
 - USCI_A0 and USCI_A1 Each Supporting
 - Enhanced UART supporting Auto-Baudrate Detection
 - IrDA Encoder and Decoder
 - Synchronous SPI
 - USCI_B0 and USCI_B1 Each Supporting
 - I²CTM
 - Synchronous SPI
- 12-Bit Analog-to-Digital (A/D) Converter With Internal Reference, Sample-and-Hold, and Autoscan Feature
- Comparator
- Hardware Multiplier Supporting 32-Bit Operations
- Serial Onboard Programming, No External Programming Voltage Needed
- Three Channel Internal DMA
- Basic Timer With Real-Time Clock Feature
- Family Members are Summarized in Table 1
- For Complete Module Descriptions, See the MSP430x5xx/MSP430x6xx Family User's Guide (SLAU208)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



DESCRIPTION

The Texas Instruments MSP430 family of ultralow-power microcontrollers consists of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with extensive low-power modes is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in 3.5 µs (typical).

The MSP430F5342, MSP430F5341, and MSP430F5340 are microcontroller configurations with four 16-bit timers, a high-performance 12-bit analog-to-digital converter (ADC), two universal serial communication interfaces (USCI), hardware multiplier, DMA, real-time clock module with alarm capabilities, and 38 I/O pins.

Typical applications include analog and digital sensor systems, data loggers, etc., and various general purpose applications.

Family members available are summarized in Table 1.

Table 1. Family Members

						USCI				
Device	Flash (KB)	SRAM (KB)	Timer_A ⁽¹⁾	Timer_B ⁽²⁾	Channel A: UART/IrDA/ SPI	Channel B: SPI/I ² C	ADC12_A (Ch)	Comp_B (Ch)	I/O	Package Type
MSP430F5342	128	10	5, 3 ⁽³⁾ , 3 ⁽⁴⁾	7	2	2	7 ext / 2 int	5	38	48 RGZ
MSP430F5341	96	8	5, 3 ⁽⁵⁾ , 3 ⁽⁶⁾	7	2	2	7 ext / 2 int	5	38	48 RGZ
MSP430F5340	64	6	5, 3 ⁽⁵⁾ , 3 ⁽⁶⁾	7	2	2	7 ext / 2 int	5	38	48 RGZ

- (1) Each number in the sequence represents an instantiation of Timer_A with its associated number of capture compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_A, the first instantiation having 3 and the second instantiation having 5 capture compare registers and PWM output generators, respectively.
- (2) Each number in the sequence represents an instantiation of Timer_B with its associated number of capture compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_B, the first instantiation having 3 and the second instantiation having 5 capture compare registers and PWM output generators, respectively.
- (3) Only one PWM output and one external capture input available at pin.
- (4) No PWM outputs or external capture inputs available at pins.
- 5) Only one PWM output and one external capture input available at pin.
- (6) No PWM outputs or external capture inputs available at pins.


Ordering Information (1)

T	PACKAGED DEVICES ⁽²⁾
I'A	PLASTIC 48-PIN VQFN (RGZ)
	MSP430F5342IRGZ
-40°C to 85°C	MSP430F5341IRGZ
	MSP430F5340IRGZ

- For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
 web site at www.ti.com.
- (2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/package.




Functional Block Diagram - MSP430F5342IRGZ, MSP430F5341IRGZ, MSP430F5340IRGZ





Pin Designation - MSP430F5342IRGZ, MSP430F5341IRGZ, MSP430F5340IRGZ





Terminal Functions

Terminal Functions TERMINAL				
NAME	NO.	I/O ⁽¹⁾	DESCRIPTION	
P6.3/CB3/A3	1	I/O	General-purpose digital I/O Comparator_B input CB3 Analog input A3 – ADC	
P6.4/CB4/A4	2	I/O	General-purpose digital I/O Comparator_B input CB4 Analog input A4 – ADC	
P6.5/CB5/A5	3	I/O	General-purpose digital I/O Comparator_B input CB5 Analog input A5 – ADC	
P5.0/A8/VREF+/VeREF+	4	I/O	General-purpose digital I/O Analog input A8 – ADC Output of reference voltage to the ADC Input for an external reference voltage to the ADC	
P5.1/A9/VREF-/VeREF-	5	I/O	General-purpose digital I/O Analog input A9 – ADC Negative terminal for the ADC's reference voltage for both sources, the internal reference voltage, or an external applied reference voltage	
AVCC1	6		Analog power supply	
P5.4/XIN	7	I/O	General-purpose digital I/O Input terminal for crystal oscillator XT1	
P5.5/XOUT	8	I/O	General-purpose digital I/O Output terminal of crystal oscillator XT1	
AVSS1	9		Analog ground supply	
DVCC1	10		Digital power supply	
DVSS1	11		Digital ground supply	
VCORE ⁽²⁾	12		Regulated core power supply output (internal usage only, no external current loading)	
P1.0/TA0CLK/ACLK	13	I/O	General-purpose digital I/O with port interrupt TA0 clock signal TA0CLK input; ACLK output (divided by 1, 2, 4, or 8)	
P1.1/TA0.0	14	I/O	General-purpose digital I/O with port interrupt TA0 CCR0 capture: CCl0A input, compare: Out0 output BSL transmit output	
P1.2/TA0.1	15	I/O	General-purpose digital I/O with port interrupt TA0 CCR1 capture: CCl1A input, compare: Out1 output BSL receive input	
P1.3/TA0.2	16	I/O	General-purpose digital I/O with port interrupt TA0 CCR2 capture: CCl2A input, compare: Out2 output	
P1.4/TA0.3	17	I/O	General-purpose digital I/O with port interrupt TA0 CCR3 capture: CCl3A input compare: Out3 output	
P1.5/TA0.4	18	I/O	General-purpose digital I/O with port interrupt TA0 CCR4 capture: CCl4A input, compare: Out4 output	
P1.6/TA1CLK/CBOUT	19	I/O	General-purpose digital I/O with port interrupt TA1 clock signal TA1CLK input Comparator_B output	

⁽¹⁾ I = input, O = output, N/A = not available

⁽²⁾ VCORE is for internal usage only. No external current loading is possible. VCORE should only be connected to the recommended capacitor value, C_{VCORE}.



Terminal Functions (continued)

TERMINAL VO ⁽¹⁾		νο ⁽¹⁾	DESCRIPTION			
NAME	NO.	.,0	DECOM TION			
P1.7/TA1.0	20	I/O	General-purpose digital I/O with port interrupt TA1 CCR0 capture: CCI0A input, compare: Out0 output			
P2.7/UCB0STE/UCA0CLK	21	I/O	General-purpose digital I/O with port interrupt Slave transmit enable – USCI_B0 SPI mode Clock signal input – USCI_A0 SPI slave mode Clock signal output – USCI_A0 SPI master mode			
P3.0/UCB0SIMO/UCB0SDA	22	I/O	General-purpose digital I/O Slave in, master out – USCI_B0 SPI mode I2C data – USCI_B0 I2C mode			
P3.1/UCB0SOMI/UCB0SCL	23	I/O	General-purpose digital I/O Slave out, master in – USCI_B0 SPI mode I2C clock – USCI_B0 I2C mode			
P3.2/UCB0CLK/UCA0STE	24	I/O	General-purpose digital I/O Clock signal input – USCI_B0 SPI slave mode Clock signal output – USCI_B0 SPI master mode Slave transmit enable – USCI_A0 SPI mode			
P3.3/UCA0TXD/UCA0SIMO	25	I/O	General-purpose digital I/O Transmit data – USCI_A0 UART mode Slave in, master out – USCI_A0 SPI mode			
P3.4/UCA0RXD/UCA0SOMI	26	I/O	General-purpose digital I/O Receive data – USCI_A0 UART mode Slave out, master in – USCI_A0 SPI mode			
P4.0/PM_UCB1STE/ PM_UCA1CLK	27	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Slave transmit enable – USCI_B1 SPI mode Default mapping: Clock signal input – USCI_A1 SPI slave mode Default mapping: Clock signal output – USCI_A1 SPI master mode			
P4.1/PM_UCB1SIMO/ PM_UCB1SDA	28	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Slave in, master out – USCI_B1 SPI mode Default mapping: I2C data – USCI_B1 I2C mode			
P4.2/PM_UCB1SOMI/ PM_UCB1SCL	29	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Slave out, master in – USCI_B1 SPI mode Default mapping: I2C clock – USCI_B1 I2C mode			
P4.3/PM_UCB1CLK/ PM_UCA1STE	30	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Clock signal input – USCI_B1 SPI slave mode Default mapping: Clock signal output – USCI_B1 SPI master mode Default mapping: Slave transmit enable – USCI_A1 SPI mode			
DVSS2	31		Digital ground supply			
DVCC2	32		Digital power supply			
P4.4/PM_UCA1TXD/ PM_UCA1SIMO	33	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Transmit data – USCI_A1 UART mode Default mapping: Slave in, master out – USCI_A1 SPI mode			
P4.5/PM_UCA1RXD/ PM_UCA1SOMI	34	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Receive data – USCI_A1 UART mode Default mapping: Slave out, master in – USCI_A1 SPI mode			
P4.6/PM_NONE	35	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: no secondary function.			



Terminal Functions (continued)

TERMINAL		(1)			
NAME	NO.	I/O ⁽¹⁾	DESCRIPTION		
P4.7/PM_NONE	36	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: no secondary function.		
P5.7/TB0.1	37	I/O	General-purpose digital I/O TB0 CCR1 capture: CCl1A input, compare: Out1 output		
DVSS3	38		Digital ground supply		
P5.2/XT2IN	39	I/O	General-purpose digital I/O Input terminal for crystal oscillator XT2		
P5.3/XT2OUT	40	I/O	General-purpose digital I/O Output terminal of crystal oscillator XT2		
TEST/SBWTCK ⁽³⁾	41	I	Test mode pin – Selects four wire JTAG operation. Spy-Bi-Wire input clock when Spy-Bi-Wire operation activated		
PJ.0/TDO ⁽⁴⁾	42	I/O	General-purpose digital I/O JTAG test data output port		
PJ.1/TDI/TCLK ⁽⁵⁾	43	I/O	General-purpose digital I/O JTAG test data input or test clock input		
PJ.2/TMS ⁽⁵⁾	44	I/O	General-purpose digital I/O JTAG test mode select		
PJ.3/TCK ⁽⁵⁾	45	I/O	General-purpose digital I/O JTAG test clock		
RST/NMI/SBWTDIO ⁽⁶⁾	46	I/O	Reset input active low Non-maskable interrupt input Spy-Bi-Wire data input/output when Spy-Bi-Wire operation activated.		
P6.1/CB1/A1	47	I/O	General-purpose digital I/O Comparator_B input CB1 Analog input A1 – ADC		
P6.2/CB2/A2	48	I/O	General-purpose digital I/O Comparator_B input CB2 Analog input A2 – ADC		

- See Bootstrap Loader (BSL) and JTAG Operation for use with BSL and JTAG functions See JTAG Operation for use with JTAG function.
 See JTAG Operation for use with JTAG function.
 See Bootstrap Loader (BSL) and JTAG Operation for use with BSL and JTAG functions



SHORT-FORM DESCRIPTION

CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data.

Program Counter	PC/R0
Stack Pointer	SP/R1
Status Register	SR/CG1/R2
Constant Generator	CG2/R3
General-Purpose Register	R4
General-Purpose Register	R5
General-Purpose Register	R6
General-Purpose Register	R7
General-Purpose Register	R8
General-Purpose Register	R9
General-Purpose Register	R10
General-Purpose Register	R11
General-Purpose Register	R12
General-Purpose Register	R13
General-Purpose Register	R14
General-Purpose Register	R15

www.ti.com

Operating Modes

The MSP430 has one active mode and six software selectable low-power modes of operation. An interrupt event can wake up the device from any of the low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following seven operating modes can be configured by software:

- Active mode (AM)
 - All clocks are active
- Low-power mode 0 (LPM0)
 - CPU is disabled
 - ACLK and SMCLK remain active, MCLK is disabled
 - FLL loop control remains active
- Low-power mode 1 (LPM1)
 - CPU is disabled
 - FLL loop control is disabled
 - ACLK and SMCLK remain active, MCLK is disabled
- Low-power mode 2 (LPM2)
 - CPU is disabled
 - MCLK and FLL loop control and DCOCLK are disabled
 - DCO's dc-generator remains enabled
 - ACLK remains active
- Low-power mode 3 (LPM3)
 - CPU is disabled
 - MCLK, FLL loop control, and DCOCLK are disabled
 - DCO's dc generator is disabled
 - ACLK remains active
- Low-power mode 4 (LPM4)
 - CPU is disabled
 - ACLK is disabled
 - MCLK, FLL loop control, and DCOCLK are disabled
 - DCO's dc generator is disabled
 - Crystal oscillator is stopped
 - Complete data retention
- Low-power mode 4.5 (LPM4.5)
 - Internal regulator disabled
 - No data retention
 - Wakeup from RST/NMI, P1, and P2.



Interrupt Vector Addresses

The interrupt vectors and the power-up start address are located in the address range 0FFFFh to 0FF80h. The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

Table 2. Interrupt Sources, Flags, and Vectors

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
System Reset Power-Up External Reset Watchdog Timeout, Password Violation Flash Memory Password Violation PMM Password Violation	WDTIFG, KEYV (SYSRSTIV) ⁽¹⁾ (2)	Reset	0FFFEh	63, highest
System NMI PMM Vacant Memory Access JTAG Mailbox	SVMLIFG, SVMHIFG, DLYLIFG, DLYHIFG, VLRLIFG, VLRHIFG, VMAIFG, JMBNIFG, JMBOUTIFG (SYSSNIV) ⁽¹⁾	(Non)maskable	0FFFCh	62
User NMI NMI Oscillator Fault Flash Memory Access Violation	NMIIFG, OFIFG, ACCVIFG, BUSIFG (SYSUNIV) ⁽¹⁾ (2)	(Non)maskable	0FFFAh	61
Comp_B	Comparator B interrupt flags (CBIV) ⁽¹⁾ (3)	Maskable	0FFF8h	60
TB0	TB0CCR0 CCIFG0 (3)	Maskable	0FFF6h	59
TB0	TB0CCR1 CCIFG1 to TB0CCR6 CCIFG6, TB0IFG (TB0IV) ⁽¹⁾ (3)	Maskable	0FFF4h	58
Watchdog Timer_A Interval Timer Mode	WDTIFG	Maskable	0FFF2h	57
USCI_A0 Receive/Transmit	UCA0RXIFG, UCA0TXIFG (UCA0IV) (1) (3)	Maskable	0FFF0h	56
USCI_B0 Receive/Transmit	UCB0RXIFG, UCB0TXIFG (UCB0IV) (1) (3)	Maskable	0FFEEh	55
ADC12_A	ADC12IFG0 to ADC12IFG15 (ADC12IV) ⁽¹⁾ (3) (4)	Maskable	0FFECh	54
TA0	TA0CCR0 CCIFG0 ⁽³⁾	Maskable	0FFEAh	53
TA0	TA0CCR1 CCIFG1 to TA0CCR4 CCIFG4, TA0IFG (TA0IV) ^{(1) (3)}	Maskable	0FFE8h	52
Reserved	Reserved	Maskable	0FFE6h	51
DMA	DMA0IFG, DMA1IFG, DMA2IFG (DMAIV) ⁽¹⁾ (3)	Maskable	0FFE4h	50
TA1	TA1CCR0 CCIFG0 ⁽³⁾	Maskable	0FFE2h	49
TA1	TA1CCR1 CCIFG1 to TA1CCR2 CCIFG2, TA1IFG (TA1IV) ^{(1) (3)}	Maskable	0FFE0h	48
I/O Port P1	P1IFG.0 to P1IFG.7 (P1IV) ^{(1) (3)}	Maskable	0FFDEh	47
USCI_A1 Receive/Transmit	UCA1RXIFG, UCA1TXIFG (UCA1IV) (1) (3)	Maskable	0FFDCh	46
USCI_B1 Receive/Transmit	UCB1RXIFG, UCB1TXIFG (UCB1IV) ⁽¹⁾ (3)	Maskable	0FFDAh	45
TA2	TA2CCR0 CCIFG0 ⁽³⁾	Maskable	0FFD8h	44
TA2	TA2CCR1 CCIFG1 to TA2CCR2 CCIFG2, TA2IFG (TA2IV) ^{(1) (3)}	Maskable	0FFD6h	43
I/O Port P2	P2IFG.0 to P2IFG.7 (P2IV) ^{(1) (3)}	Maskable	0FFD4h	42
RTC_A	RTCRDYIFG, RTCTEVIFG, RTCAIFG, RT0PSIFG, RT1PSIFG (RTCIV) ⁽¹⁾ (3)	Maskable	0FFD2h	41

⁽¹⁾ Multiple source flags

A reset is generated if the CPU tries to fetch instructions from within peripheral space or vacant memory space. (Non)maskable: the individual interrupt-enable bit can disable an interrupt event, but the general-interrupt enable cannot disable it.

Interrupt flags are located in the module.

Only on devices with ADC, otherwise reserved. (4)



Table 2. Interrupt Sources, Flags, and Vectors (continued)

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
			0FFD0h	40
Reserved	Reserved ⁽⁵⁾		:	i.
			0FF80h	0, lowest

⁽⁵⁾ Reserved interrupt vectors at addresses are not used in this device and can be used for regular program code if necessary. To maintain compatibility with other devices, it is recommended to reserve these locations.

Memory Organization

Table 3. Memory Organization⁽¹⁾

		MSP430F5340	MSP430F5341	MSP430F5342
Memory (flash) Main: interrupt vector	Total Size	64 KB 00FFFFh-00FF80h	96 KB 00FFFFh-00FF80h	128 KB 00FFFFh-00FF80h
	Bank D	N/A	N/A	32 KB 0243FFh-01C400h
Main, and an annual	Bank C	N/A	32 KB 01C3FFh-014400h	32 KB 01C3FFh-014400h
Main: code memory	Bank B	32 KB 0143FFh-00C400h	32 KB 0143FFh-00C400h	32 KB 0143FFh-00C400h
	Bank A	32 KB 00C3FFh-004400h	32 KB 00C3FFh-004400h	32 KB 00C3FFh-004400h
	Sector 3	N/A	N/A	2 KB 0043FFh-003C00h
	Sector 2	N/A	2 KB 003BFFh-003400h	2 KB 003BFFh-003400h
RAM	Sector 1	2 KB 0033FFh-002C00h	2 KB 0033FFh-002C00h	2 KB 0033FFh-002C00h
	Sector 0	2 KB 002BFFh-002400h	2 KB 002BFFh-002400h	2 KB 002BFFh-002400h
	Sector 7	2 KB 0023FFh-001C00h	2 KB 0023FFh-001C00h	2 KB 0023FFh-001C00h
	Info A	128 B 0019FFh-001980h	128 B 0019FFh-001980h	128 B 0019FFh-001980h
	Info B	128 B 00197Fh-001900h	128 B 00197Fh-001900h	128 B 00197Fh-001900h
Information memory (flash)	Info C	128 B 0018FFh-001880h	128 B 0018FFh-001880h	128 B 0018FFh-001880h
	Info D	128 B 00187Fh-001800h	128 B 00187Fh-001800h	128 B 00187Fh-001800h
	BSL 3	512 B 0017FFh-001600h	512 B 0017FFh-001600h	512 B 0017FFh-001600h
Bootstrap loader (BSL)	BSL 2	512 B 0015FFh-001400h	512 B 0015FFh-001400h	512 B 0015FFh-001400h
memory (flash)	BSL 1	512 B 0013FFh-001200h	512 B 0013FFh-001200h	512 B 0013FFh-001200h
	BSL 0	512 B 0011FFh-001000h	512 B 0011FFh-001000h	512 B 0011FFh-001000h
Peripherals	Size	4 KB 000FFFh-0h	4 KB 000FFFh-0h	4 KB 000FFFh-0h

⁽¹⁾ N/A = Not available



Bootstrap Loader (BSL)

The BSL enables users to program the flash memory or RAM using a UART serial interface. Access to the device memory via the BSL is protected by an user-defined password. <u>Usage</u> of the BSL requires four pins as shown in Table 4. BSL entry requires a specific entry sequence on the RST/NMI/SBWTDIO and TEST/SBWTCK pins. For complete description of the features of the BSL and its implementation, see *MSP430 Programming Via the Bootstrap Loader* (SLAU319).

Table 4. BSL Pin Requirements and Functions

DEVICE SIGNAL	BSL FUNCTION
RST/NMI/SBWTDIO	Entry sequence signal
TEST/SBWTCK	Entry sequence signal
P1.1	Data transmit
P1.2	Data receive
VCC	Power supply
VSS	Ground supply

JTAG Operation

JTAG Standard Interface

The MSP430 family supports the standard JTAG interface which requires four signals for sending and receiving data. The JTAG signals are shared with general-purpose I/O. The TEST/SBWTCK pin is used to enable the JTAG signals. In addition to these signals, the RST/NMI/SBWTDIO is required to interface with MSP430 development tools and device programmers. The JTAG pin requirements are shown in Table 5. For further details on interfacing to development tools and device programmers, see the MSP430 Hardware Tools User's Guide (SLAU278).

Table 5. JTAG Pin Requirements and Functions

	<u> </u>	
DEVICE SIGNAL	DIRECTION	FUNCTION
PJ.3/TCK	IN	JTAG clock input
PJ.2/TMS	IN	JTAG state control
PJ.1/TDI/TCLK	IN	JTAG data input/TCLK input
PJ.0/TDO	OUT	JTAG data output
TEST/SBWTCK	IN	Enable JTAG pins
RST/NMI/SBWTDIO	IN	External reset
VCC		Power supply
VSS	-	Ground supply

Spy-Bi-Wire Interface

In addition to the standard JTAG interface, the MSP430 family supports the two wire Spy-Bi-Wire interface. Spy-Bi-Wire can be used to interface with MSP430 development tools and device programmers. The Spy-Bi-Wire interface pin requirements are shown in Table 6. For further details on interfacing to development tools and device programmers, see the *MSP430 Hardware Tools User's Guide* (SLAU278).

Table 6. Spy-Bi-Wire Pin Requirements and Functions

DEVICE SIGNAL	Direction	FUNCTION
TEST/SBWTCK	IN	Spy-Bi-Wire clock input
RST/NMI/SBWTDIO	IN, OUT	Spy-Bi-Wire data input/output
VCC		Power supply
VSS		Ground supply



Flash Memory

The flash memory can be programmed via the JTAG port, Spy-Bi-Wire (SBW), the BSL, or in-system by the CPU. The CPU can perform single-byte, single-word, and long-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 128 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually. Segments A to D are also called information memory.
- · Segment A can be locked separately.

RAM Memory

The RAM memory is made up of n sectors. Each sector can be completely powered down to save leakage, however all data is lost. Features of the RAM memory include:

- RAM memory has n sectors. The size of a sector can be found in Memory Organization.
- Each sector 0 to n can be complete disabled, however data retention is lost.
- Each sector 0 to n automatically enters low power retention mode when possible.

Peripherals

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the MSP430x5xx/MSP430x6xx Family User's Guide (SLAU208).

Digital I/O

There are up to eight 8-bit I/O ports implemented: For 80 pin options, P1, P2, P3, P4, P5, P6, and P7 are complete. P8 is reduced to 3-bit I/O. For 64 pin options, P3 and P5 are reduced to 5-bit I/O and 6-bit I/O, respectively, and P7 and P8 are completely removed. Port PJ contains four individual I/O ports, common to all devices.

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Pullup or pulldown on all ports is programmable.
- Drive strength on all ports is programmable.
- Edge-selectable interrupt and LPM4.5 wakeup input capability is available for all bits of ports P1 and P2.
- Read/write access to port-control registers is supported by all instructions.
- Ports can be accessed byte-wise (P1 through P8) or word-wise in pairs (PA through PD).



Port Mapping Controller

The port mapping controller allows the flexible and reconfigurable mapping of digital functions to port P4.

Table 7. Port Mapping, Mnemonics and Functions

Value	PxMAPy Mnemonic	Input Pin Function	Output Pin Function
0	PM_NONE	None	DVSS
4	PM_CBOUT0	-	Comparator_B output
1	PM_TB0CLK	TB0 clock input	
0	PM_ADC12CLK	-	ADC12CLK
2	PM_DMAE0	DMAE0 input	
	PM_SVMOUT	-	SVM output
3	PM_TB0OUTH	TB0 high impedance input TB0OUTH	
4	PM_TB0CCR0A	TB0 CCR0 capture input CCI0A	TB0 CCR0 compare output Out0
5	PM_TB0CCR1A	TB0 CCR1 capture input CCI1A	TB0 CCR1 compare output Out1
6	PM_TB0CCR2A	TB0 CCR2 capture input CCI2A	TB0 CCR2 compare output Out2
7	PM_TB0CCR3A	TB0 CCR3 capture input CCI3A	TB0 CCR3 compare output Out3
8	PM_TB0CCR4A	TB0 CCR4 capture input CCI4A	TB0 CCR4 compare output Out4
9	PM_TB0CCR5A	TB0 CCR5 capture input CCI5A	TB0 CCR5 compare output Out5
10	PM_TB0CCR6A	TB0 CCR6 capture input CCI6A	TB0 CCR6 compare output Out6
11	PM_UCA1RXD	USCI_A1 UART RXD (Direction controlled by USCI - input)	
11	PM_UCA1SOMI	USCI_A1 SPI slave out master	in (direction controlled by USCI)
12	PM_UCA1TXD	USCI_A1 UART TXD (Direction	on controlled by USCI - output)
12	PM_UCA1SIMO	USCI_A1 SPI slave in master o	ut (direction controlled by USCI)
40	PM_UCA1CLK	USCI_A1 clock input/output ((direction controlled by USCI)
13	PM_UCB1STE	USCI_B1 SPI slave transmit ena	ble (direction controlled by USCI)
1.1	PM_UCB1SOMI	USCI_B1 SPI slave out master	in (direction controlled by USCI)
14	PM_UCB1SCL	USCI_B1 I2C clock (open drain a	and direction controlled by USCI)
15	PM_UCB1SIMO	USCI_B1 SPI slave in master o	ut (direction controlled by USCI)
15	PM_UCB1SDA	USCI_B1 I2C data (open drain a	and direction controlled by USCI)
16	PM_UCB1CLK	USCI_B1 clock input/output ((direction controlled by USCI)
16	PM_UCA1STE	USCI_A1 SPI slave transmit enable (direction controlled by USCI)	
17	PM_CBOUT1	None	Comparator_B output
18	PM_MCLK	None	MCLK
19 - 30	Reserved	None	DVSS
31 (0FFh) ⁽¹⁾	PM_ANALOG		s the input Schmitt-trigger to prevent en applying analog signals.

⁽¹⁾ The value of the PMPAP_ANALOG mnemonic is set to 0FFh. The port mapping registers are only 5 bits wide and the upper bits are ignored resulting in a read out value of 31.



Table 8. Default Mapping

Pin	PxMAPy Mnemonic	Input Pin Function	Output Pin Function	
P4.0/P4MAP0	PM_UCB1STE/PM_UCA1CLK	USCI_B1 SPI slave transmit enable (direction controlled by USCI) USCI_A1 clock input/output (direction controlled by USCI)		
P4.1/P4MAP1	PM_UCB1SIMO/PM_UCB1SDA		ut (direction controlled by USCI) and direction controlled by USCI)	
P4.2/P4MAP2	PM_UCB1SOMI/PM_UCB1SCL	USCI_B1 SPI slave out master in (direction controlled by USCI) USCI_B1 I2C clock (open drain and direction controlled by USCI)		
P4.3/P4MAP3	PM_UCB1CLK/PM_UCA1STE	USCI_A1 SPI slave transmit enable (direction controlled by USCI) USCI_B1 clock input/output (direction controlled by USCI)		
P4.4/P4MAP4	PM_UCA1TXD/PM_UCA1SIMO	USCI_A1 UART TXD (Direction controlled by USCI - output) USCI_A1 SPI slave in master out (direction controlled by USCI)		
P4.5/P4MAP5	PM_UCA1RXD/PM_UCA1SOMI	USCI_A1 UART RXD (Direction controlled by USCI - input) USCI_A1 SPI slave out master in (direction controlled by USCI)		
P4.6/P4MAP6	PM_NONE	None	DVSS	
P4.7/P4MAP7	PM_NONE	None	DVSS	

Oscillator and System Clock

The clock system in the MSP430F534x family of devices is supported by the Unified Clock System (UCS) module that includes support for a 32-kHz watch crystal oscillator (XT1 LF mode; XT1 HF mode not supported), an internal very-low-power low-frequency oscillator (VLO), an internal trimmed low-frequency oscillator (REFO), an integrated internal digitally-controlled oscillator (DCO), and a high-frequency crystal oscillator XT2. The UCS module is designed to meet the requirements of both low system cost and low-power consumption. The UCS module features digital frequency locked loop (FLL) hardware that, in conjunction with a digital modulator, stabilizes the DCO frequency to a programmable multiple of the selected FLL reference frequency. The internal DCO provides a fast turn-on clock source and stabilizes in 3.5 µs (typical). The UCS module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32-kHz watch crystal (XT1), a high-frequency crystal (XT2), the internal low-frequency oscillator (VLO), the trimmed low-frequency oscillator (REFO), or the internal digitally-controlled oscillator (DCO).
- Main clock (MCLK), the system clock used by the CPU. MCLK can be sourced by same sources made available to ACLK.
- Sub-Main clock (SMCLK), the subsystem clock used by the peripheral modules. SMCLK can be sourced by same sources made available to ACLK.
- ACLK/n, the buffered output of ACLK, ACLK/2, ACLK/4, ACLK/8, ACLK/16, ACLK/32.

Power Management Module (PMM)

The PMM includes an integrated voltage regulator that supplies the core voltage to the device and contains programmable output levels to provide for power optimization. The PMM also includes supply voltage supervisor (SVS) and supply voltage monitoring (SVM) circuitry, as well as brownout protection. The brownout circuit is implemented to provide the proper internal reset signal to the device during power-on and power-off. The SVS/SVM circuitry detects if the supply voltage drops below a user-selectable level and supports both supply voltage supervision (the device is automatically reset) and supply voltage monitoring (SVM, the device is not automatically reset). SVS and SVM circuitry is available on the primary supply and core supply.

Hardware Multiplier

The multiplication operation is supported by a dedicated peripheral module. The module performs operations with 32-bit, 24-bit, 16-bit, and 8-bit operands. The module is capable of supporting signed and unsigned multiplication as well as signed and unsigned multiply and accumulate operations.

Real-Time Clock (RTC_A)

The RTC_A module can be used as a general-purpose 32-bit counter (counter mode) or as an integrated real-time clock (RTC) (calendar mode). In counter mode, the RTC_A also includes two independent 8-bit timers that can be cascaded to form a 16-bit timer/counter. Both timers can be read and written by software. Calendar mode integrates an internal calendar which compensates for months with less than 31 days and includes leap year correction. The RTC_A also supports flexible alarm functions and offset-calibration hardware.



Watchdog Timer (WDT_A)

The primary function of the watchdog timer (WDT_A) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

System Module (SYS)

The SYS module handles many of the system functions within the device. These include power on reset and power up clear handling, NMI source selection and management, reset interrupt vector generators, bootstrap loader entry mechanisms, as well as configuration management (device descriptors). It also includes a data exchange mechanism via JTAG called a JTAG mailbox that can be used in the application.

Table 9. System Module Interrupt Vector Registers

INTERRUPT VECTOR REGISTER	ADDRESS	INTERRUPT EVENT	VALUE	PRIORITY
	019Eh	No interrupt pending	00h	
		Brownout (BOR)	02h	Highest
		RST/NMI (POR)	04h	
		PMMSWBOR (BOR)	06h	
		Wakeup from LPMx.5	08h	
		Security violation (BOR)	0Ah	
		SVSL (POR)	0Ch	
		SVSH (POR)	0Eh	
CVCDCTIV Custom Boost		SVML_OVP (POR)	10h	
SYSRSTIV , System Reset		SVMH_OVP (POR)	12h	
		PMMSWPOR (POR)	14h	
		WDT timeout (PUC)	16h	
		WDT password violation (PUC)	18h	
		KEYV flash password violation (PUC)	1Ah	
		FLL unlock (PUC)	1Ch	
		Peripheral area fetch (PUC)	1Eh	
		PMM password violation (PUC)	20h	
		Reserved	22h to 3Eh	Lowest
	019Ch	No interrupt pending	00h	
		SVMLIFG	02h	Highest
		SVMHIFG	04h	
		SVSMLDLYIFG	06h	
		SVSMHDLYIFG	08h	
SYSSNIV , System NMI		VMAIFG	0Ah	
		JMBINIFG	0Ch	
		JMBOUTIFG	0Eh	
		SVMLVLRIFG	10h	
		SVMHVLRIFG	12h	
		Reserved	14h to 1Eh	Lowest
	019Ah	No interrupt pending	00h	
		NMIFG	02h	Highest
CVCIINIV Hoor NIMI		OFIFG	04h	
SYSUNIV, User NMI		ACCVIFG	06h	
		Reserved	08h	
		Reserved	0Ah to 1Eh	Lowest



DMA Controller

The DMA controller allows movement of data from one memory address to another without CPU intervention. For example, the DMA controller can be used to move data from the ADC12_A conversion memory to RAM. Using the DMA controller can increase the throughput of peripheral modules. The DMA controller reduces system power consumption by allowing the CPU to remain in sleep mode, without having to awaken to move data to or from a peripheral.

Table 10. DMA Trigger Assignments⁽¹⁾

		Channel	
Trigger	0	1	2
0	DMAREQ	DMAREQ	DMAREQ
1	TA0CCR0 CCIFG	TA0CCR0 CCIFG	TA0CCR0 CCIFG
2	TA0CCR2 CCIFG	TA0CCR2 CCIFG	TA0CCR2 CCIFG
3	TA1CCR0 CCIFG	TA1CCR0 CCIFG	TA1CCR0 CCIFG
4	TA1CCR2 CCIFG	TA1CCR2 CCIFG	TA1CCR2 CCIFG
5	TA2CCR0 CCIFG	TA2CCR0 CCIFG	TA2CCR0 CCIFG
6	TA2CCR2 CCIFG	TA2CCR2 CCIFG	TA2CCR2 CCIFG
7	TB0CCR0 CCIFG	TB0CCR0 CCIFG	TB0CCR0 CCIFG
8	TB0CCR2 CCIFG	TB0CCR2 CCIFG	TB0CCR2 CCIFG
9	Reserved	Reserved	Reserved
10	Reserved	Reserved	Reserved
11	Reserved	Reserved	Reserved
12	Reserved	Reserved	Reserved
13	Reserved	Reserved	Reserved
14	Reserved	Reserved	Reserved
15	Reserved	Reserved	Reserved
16	UCA0RXIFG	UCA0RXIFG	UCA0RXIFG
17	UCA0TXIFG	UCA0TXIFG	UCA0TXIFG
18	UCB0RXIFG	UCB0RXIFG	UCB0RXIFG
19	UCB0TXIFG	UCB0TXIFG	UCB0TXIFG
20	UCA1RXIFG	UCA1RXIFG	UCA1RXIFG
21	UCA1TXIFG	UCA1TXIFG	UCA1TXIFG
22	UCB1RXIFG	UCB1RXIFG	UCB1RXIFG
23	UCB1TXIFG	UCB1TXIFG	UCB1TXIFG
24	ADC12IFGx	ADC12IFGx	ADC12IFGx
25	Reserved	Reserved	Reserved
26	Reserved	Reserved	Reserved
27	Reserved	Reserved	Reserved
28	Reserved	Reserved	Reserved
29	MPY ready	MPY ready	MPY ready
30	DMA2IFG	DMA0IFG	DMA1IFG
31	DMAE0	DMAE0	DMAE0

⁽¹⁾ If a reserved trigger source is selected, no trigger is generated.



Universal Serial Communication Interface (USCI)

The USCI modules are used for serial data communication. The USCI module supports synchronous communication protocols such as SPI (3 or 4 pin) and I²C, and asynchronous communication protocols such as UART, enhanced UART with automatic baudrate detection, and IrDA. Each USCI module contains two portions, A and B.

The USCI_An module provides support for SPI (3 pin or 4 pin), UART, enhanced UART, or IrDA.

The USCI_Bn module provides support for SPI (3 pin or 4 pin) or I²C.

The MSP430F534x series includes two complete USCI modules (n = 0, 1).

TA₀

TA0 is a 16-bit timer/counter (Timer_A type) with five capture/compare registers. It can support multiple capture/compares, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 11. TA0 Signal Connections

INPUT PIN NUMBER	DEVICE INPUT SIGNAL	MODULE INPUT SIGNAL	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL	OUTPUT PIN NUMBER
13-P1.0	TA0CLK	TACLK				
	ACLK (internal)	ACLK				
	SMCLK (internal)	SMCLK	Timer	NA	NA	
13-P1.0	TA0CLK	TACLK				
14-P1.1	TA0.0	CCI0A				14-P1.1
	DV _{SS}	CCI0B	CCDO	T40	TAO 0	
	DV _{SS}	GND	CCR0	TA0	TA0.0	
	DV_CC	V _{CC}				
15-P1.2	TA0.1	CCI1A	CCR1 TA1		TA0.1	15-P1.2
	CBOUT (internal)	CCI1B		TA1		ADC12 (internal) ADC12SHSx = {1}
	DV _{SS}	GND				
	DV _{CC}	V _{CC}				
16-P1.3	TA0.2	CCI2A				16-P1.3
	ACLK (internal)	CCI2B	CCR2	TA2	TA0.2	
	DV _{SS}	GND		IAZ	1A0.2	
	DV _{CC}	V _{CC}				
17-P1.4	TA0.3	CCI3A				17-P1.4
	DV _{SS}	CCI3B	CCR3	TA3	TA0.3	
	DV _{SS}	GND	CCR3	IAS	1A0.3	
	DV_CC	V _{CC}				
18-P1.5	TA0.4	CCI4A			TA0.4	18-P1.5
	DV _{SS}	CCI4B	CCR4	TA4		
	DV _{SS}	GND	CON4	174	170.4	
	DV _{CC}	V _{CC}				



TA1

TA1 is a 16-bit timer/counter (Timer_A type) with three capture/compare registers. It can support multiple capture/compares, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 12. TA1 Signal Connections

INPUT PIN NUMBER	DEVICE INPUT SIGNAL	MODULE INPUT SIGNAL	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL	OUTPUT PIN NUMBER
19-P1.6	TA1CLK	TACLK				
	ACLK (internal)	ACLK	Timer	NA	NA	
	SMCLK (internal)	SMCLK	rimer	INA	NA NA	
19-P1.6	TA1CLK	TACLK				
20-P1.7	TA1.0	CCI0A		TAO		20-P1.7
	DV _{SS}	CCI0B	CCDO		CCDO TAG	TA4.0
	DV _{SS}	GND	CCR0	TA0	TA1.0	
	DV _{CC}	V _{CC}				
Not available	TA1.1	CCI1A				Not available
	CBOUT (internal)	CCI1B	0004	T 4 4	TA4.4	
	DV _{SS}	GND	CCR1	TA1	TA1.1	
	DV _{CC}	V _{CC}				
Not available	TA1.2	CCI2A				Not available
	ACLK (internal)	CCI2B	CCR2	TA 2	TA1.2	
	DV _{SS}	GND	CCR2	TA2	1A1.2	
	DV _{CC}	V _{CC}				

TA2

TA2 is a 16-bit timer/counter (Timer_A type) with three capture/compare registers. It can support multiple capture/compares, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 13. TA2 Signal Connections

INPUT PIN NUMBER	DEVICE INPUT SIGNAL	MODULE INPUT SIGNAL	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL	OUTPUT PIN NUMBER
Not available	TA2CLK	TACLK				
	ACLK (internal)	ACLK	Timer	NIA	NA	
	SMCLK (internal)	SMCLK	Timer	NA	NA	
Not available	TA2CLK	TACLK				
Not available	TA2.0	CCI0A				Not available
	DV _{SS}	CCI0B	CCR0	TA0	TA2.0	
	DV _{SS}	GND	CCRU	TAU	1A2.0	
	DV _{CC}	V _{CC}				
Not available	TA2.1	CCI1A				Not available
	CBOUT (internal)	CCI1B	CCR1	TA1	TA2.1	
	DV _{SS}	GND	CCRT	IAI	182.1	
	DV _{CC}	V _{CC}				
Not available	TA2.2	CCI2A				Not available
	ACLK (internal)	CCI2B	CCR2	TA2	TA2.2	
	DV _{SS}	GND	CCR2	IAZ	1 AZ.Z	·
	DV _{CC}	V _{CC}				



TB0

TB0 is a 16-bit timer/counter (Timer_B type) with seven capture/compare registers. It can support multiple capture/compares, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 14. TB0 Signal Connections

INPUT PIN NUMBER ⁽¹⁾	DEVICE INPUT SIGNAL	MODULE INPUT SIGNAL	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL	OUTPUT PIN NUMBER ⁽¹⁾
	TB0CLK	TBCLK				
	ACLK (internal)	ACLK				
	SMCLK (internal)	SMCLK	Timer	NA	NA	
	TB0CLK	TBCLK				
	TB0.0	CCI0A				
	TB0.0	CCI0B	CCR0	TB0	TB0.0	ADC12 (internal) ADC12SHSx = {2}
	DV _{SS}	GND				
	DV _{CC}	V _{CC}				
37-P5.7	TB0.1	CCI1A				37-P5.7
	CBOUT (internal)	CCI1B	CCR1	TB1	TB0.1	ADC12 (internal) ADC12SHSx = {3}
	DV _{SS}	GND				
	DV _{CC}	V _{CC}				
	TB0.2	CCI2A			TB0.2	
	TB0.2	CCI2B	CCR2	TB2		
	DV _{SS}	GND	CCKZ	102		
	DV _{CC}	V _{CC}				
	TB0.3	CCI3A				
	TB0.3	CCI3B	CCR3	TB3	TB0.3	
	DV_SS	GND	CCNS	103	160.3	
	DV _{CC}	V _{CC}				
	TB0.4	CCI4A				
	TB0.4	CCI4B	CCR4	TB4	TB0.4	
	DV _{SS}	GND	CCR4	104	160.4	
	DV _{CC}	V _{CC}				
	TB0.5	CCI5A				
	TB0.5	CCI5B	CODE	TDC	TB0.5	
	DV _{SS}	GND	CCR5	TB5		
	DV _{CC}	V _{CC}				
	TB0.6	CCI6A				
	ACLK (internal)	CCI6B	CODO	TDC	TDO	
	DV _{SS}	GND	CCR6	TB6	TB0.6	
	DV _{CC}	V _{CC}				

⁽¹⁾ Timer functions selectable via the port mapping controller.

www.ti.com

Comparator_B

The primary function of the Comparator_B module is to support precision slope analog-to-digital conversions, battery voltage supervision, and monitoring of external analog signals.

ADC12 A

The ADC12_A module supports fast, 12-bit analog-to-digital conversions. The module implements a 12-bit SAR core, sample select control, reference generator and a 16 word conversion-and-control buffer. The conversion-and-control buffer allows up to 16 independent ADC samples to be converted and stored without any CPU intervention.

CRC16

The CRC16 module produces a signature based on a sequence of entered data values and can be used for data checking purposes. The CRC16 module signature is based on the CRC-CCITT standard.

REF Voltage Reference

The reference module (REF) is responsible for generation of all critical reference voltages that can be used by the various analog peripherals in the device.

Embedded Emulation Module (EEM)

The Embedded Emulation Module (EEM) supports real-time in-system debugging. The L version of the EEM implemented on all devices has the following features:

- Eight hardware triggers/breakpoints on memory access
- Two hardware trigger/breakpoint on CPU register write access
- · Up to ten hardware triggers can be combined to form complex triggers/breakpoints
- Two cycle counters
- Sequencer
- State storage
- · Clock control on module level



Peripheral File Map

Table 15. Peripherals

MODULE NAME	BASE ADDRESS	OFFSET ADDRESS RANGE
Special Functions (see Table 16)	0100h	000h - 01Fh
PMM (see Table 17)	0120h	000h - 010h
Flash Control (see Table 18)	0140h	000h - 00Fh
CRC16 (see Table 19)	0150h	000h - 007h
RAM Control (see Table 20)	0158h	000h - 001h
Watchdog (see Table 21)	015Ch	000h - 001h
UCS (see Table 22)	0160h	000h - 01Fh
SYS (see Table 23)	0180h	000h - 01Fh
Shared Reference (see Table 24)	01B0h	000h - 001h
Port Mapping Control (see Table 25)	01C0h	000h - 002h
Port Mapping Port P4 (see Table 25)	01E0h	000h - 007h
Port P1/P2 (see Table 26)	0200h	000h - 01Fh
Port P3/P4 (see Table 27)	0220h	000h - 00Bh
Port P5/P6 (see Table 28)	0240h	000h - 00Bh
Port PJ (see Table 29)	0320h	000h - 01Fh
TA0 (see Table 30)	0340h	000h - 02Eh
TA1 (see Table 31)	0380h	000h - 02Eh
TB0 (see Table 32)	03C0h	000h - 02Eh
TA2 (see Table 33)	0400h	000h - 02Eh
Real Timer Clock (RTC_A) (see Table 34)	04A0h	000h - 01Bh
32-bit Hardware Multiplier (see Table 35)	04C0h	000h - 02Fh
DMA General Control (see Table 36)	0500h	000h - 00Fh
DMA Channel 0 (see Table 36)	0510h	000h - 00Ah
DMA Channel 1 (see Table 36)	0520h	000h - 00Ah
DMA Channel 2 (see Table 36)	0530h	000h - 00Ah
USCI_A0 (see Table 37)	05C0h	000h - 01Fh
USCI_B0 (see Table 38)	05E0h	000h - 01Fh
USCI_A1 (see Table 39)	0600h	000h - 01Fh
USCI_B1 (see Table 40)	0620h	000h - 01Fh
ADC12_A (see Table 41)	0700h	000h - 03Eh
Comparator_B (see Table 42)	08C0h	000h - 00Fh



Table 16. Special Function Registers (Base Address: 0100h)

REGISTER DESCRIPTION	REGISTER	OFFSET
SFR interrupt enable	SFRIE1	00h
SFR interrupt flag	SFRIFG1	02h
SFR reset pin control	SFRRPCR	04h

Table 17. PMM Registers (Base Address: 0120h)

REGISTER DESCRIPTION	REGISTER	OFFSET
PMM Control 0	PMMCTL0	00h
PMM control 1	PMMCTL1	02h
SVS high side control	SVSMHCTL	04h
SVS low side control	SVSMLCTL	06h
PMM interrupt flags	PMMIFG	0Ch
PMM interrupt enable	PMMIE	0Eh
PMM power mode 5 control	PM5CTL0	10h

Table 18. Flash Control Registers (Base Address: 0140h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Flash control 1	FCTL1	00h
Flash control 3	FCTL3	04h
Flash control 4	FCTL4	06h

Table 19. CRC16 Registers (Base Address: 0150h)

REGISTER DESCRIPTION	REGISTER	OFFSET
CRC data input	CRC16DI	00h
CRC data input reverse byte	CRCDIRB	02h
CRC initialization and result	CRCINIRES	04h
CRC result reverse byte	CRCRESR	06h

Table 20. RAM Control Registers (Base Address: 0158h)

REGISTER DESCRIPTION	REGISTER	OFFSET
RAM control 0	RCCTL0	00h

Table 21. Watchdog Registers (Base Address: 015Ch)

REGISTER DESCRIPTION	REGISTER	OFFSET
Watchdog timer control	WDTCTL	00h

Table 22. UCS Registers (Base Address: 0160h)

REGISTER DESCRIPTION	REGISTER	OFFSET
UCS control 0	UCSCTL0	00h
UCS control 1	UCSCTL1	02h
UCS control 2	UCSCTL2	04h
UCS control 3	UCSCTL3	06h
UCS control 4	UCSCTL4	08h
UCS control 5	UCSCTL5	0Ah
UCS control 6	UCSCTL6	0Ch
UCS control 7	UCSCTL7	0Eh
UCS control 8	UCSCTL8	10h



Table 23. SYS Registers (Base Address: 0180h)

REGISTER DESCRIPTION	REGISTER	OFFSET
System control	SYSCTL	00h
Bootstrap loader configuration area	SYSBSLC	02h
JTAG mailbox control	SYSJMBC	06h
JTAG mailbox input 0	SYSJMBI0	08h
JTAG mailbox input 1	SYSJMBI1	0Ah
JTAG mailbox output 0	SYSJMBO0	0Ch
JTAG mailbox output 1	SYSJMBO1	0Eh
Bus Error vector generator	SYSBERRIV	18h
User NMI vector generator	SYSUNIV	1Ah
System NMI vector generator	SYSSNIV	1Ch
Reset vector generator	SYSRSTIV	1Eh

Table 24. Shared Reference Registers (Base Address: 01B0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Shared reference control	REFCTL	00h

Table 25. Port Mapping Registers (Base Address of Port Mapping Control: 01C0h, Port P4: 01E0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port mapping key/ID register	PMAPKEYID	00h
Port mapping control register	PMAPCTL	02h
Port P4.0 mapping register	P4MAP0	00h
Port P4.1 mapping register	P4MAP1	01h
Port P4.2 mapping register	P4MAP2	02h
Port P4.3 mapping register	P4MAP3	03h
Port P4.4 mapping register	P4MAP4	04h
Port P4.5 mapping register	P4MAP5	05h
Port P4.6 mapping register	P4MAP6	06h
Port P4.7 mapping register	P4MAP7	07h



Table 26. Port P1/P2 Registers (Base Address: 0200h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P1 input	P1IN	00h
Port P1 output	P1OUT	02h
Port P1 direction	P1DIR	04h
Port P1 pullup/pulldown enable	P1REN	06h
Port P1 drive strength	P1DS	08h
Port P1 selection	P1SEL	0Ah
Port P1 interrupt vector word	P1IV	0Eh
Port P1 interrupt edge select	P1IES	18h
Port P1 interrupt enable	P1IE	1Ah
Port P1 interrupt flag	P1IFG	1Ch
Port P2 input	P2IN	01h
Port P2 output	P2OUT	03h
Port P2 direction	P2DIR	05h
Port P2 pullup/pulldown enable	P2REN	07h
Port P2 drive strength	P2DS	09h
Port P2 selection	P2SEL	0Bh
Port P2 interrupt vector word	P2IV	1Eh
Port P2 interrupt edge select	P2IES	19h
Port P2 interrupt enable	P2IE	1Bh
Port P2 interrupt flag	P2IFG	1Dh

Table 27. Port P3/P4 Registers (Base Address: 0220h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P3 input	P3IN	00h
Port P3 output	P3OUT	02h
Port P3 direction	P3DIR	04h
Port P3 pullup/pulldown enable	P3REN	06h
Port P3 drive strength	P3DS	08h
Port P3 selection	P3SEL	0Ah
Port P4 input	P4IN	01h
Port P4 output	P4OUT	03h
Port P4 direction	P4DIR	05h
Port P4 pullup/pulldown enable	P4REN	07h
Port P4 drive strength	P4DS	09h
Port P4 selection	P4SEL	0Bh



Table 28. Port P5/P6 Registers (Base Address: 0240h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P5 input	P5IN	00h
Port P5 output	P5OUT	02h
Port P5 direction	P5DIR	04h
Port P5 pullup/pulldown enable	P5REN	06h
Port P5 drive strength	P5DS	08h
Port P5 selection	P5SEL	0Ah
Port P6 input	P6IN	01h
Port P6 output	P6OUT	03h
Port P6 direction	P6DIR	05h
Port P6 pullup/pulldown enable	P6REN	07h
Port P6 drive strength	P6DS	09h
Port P6 selection	P6SEL	0Bh

Table 29. Port J Registers (Base Address: 0320h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port PJ input	PJIN	00h
Port PJ output	PJOUT	02h
Port PJ direction	PJDIR	04h
Port PJ pullup/pulldown enable	PJREN	06h
Port PJ drive strength	PJDS	08h

Table 30. TA0 Registers (Base Address: 0340h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA0 control	TA0CTL	00h
Capture/compare control 0	TA0CCTL0	02h
Capture/compare control 1	TA0CCTL1	04h
Capture/compare control 2	TA0CCTL2	06h
Capture/compare control 3	TA0CCTL3	08h
Capture/compare control 4	TA0CCTL4	0Ah
TA0 counter register	TA0R	10h
Capture/compare register 0	TA0CCR0	12h
Capture/compare register 1	TA0CCR1	14h
Capture/compare register 2	TA0CCR2	16h
Capture/compare register 3	TA0CCR3	18h
Capture/compare register 4	TA0CCR4	1Ah
TA0 expansion register 0	TA0EX0	20h
TA0 interrupt vector	TAOIV	2Eh



Table 31. TA1 Registers (Base Address: 0380h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA1 control	TA1CTL	00h
Capture/compare control 0	TA1CCTL0	02h
Capture/compare control 1	TA1CCTL1	04h
Capture/compare control 2	TA1CCTL2	06h
TA1 counter register	TA1R	10h
Capture/compare register 0	TA1CCR0	12h
Capture/compare register 1	TA1CCR1	14h
Capture/compare register 2	TA1CCR2	16h
TA1 expansion register 0	TA1EX0	20h
TA1 interrupt vector	TA1IV	2Eh

Table 32. TB0 Registers (Base Address: 03C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TB0 control	TB0CTL	00h
Capture/compare control 0	TB0CCTL0	02h
Capture/compare control 1	TB0CCTL1	04h
Capture/compare control 2	TB0CCTL2	06h
Capture/compare control 3	TB0CCTL3	08h
Capture/compare control 4	TB0CCTL4	0Ah
Capture/compare control 5	TB0CCTL5	0Ch
Capture/compare control 6	TB0CCTL6	0Eh
TB0 register	TBOR	10h
Capture/compare register 0	TB0CCR0	12h
Capture/compare register 1	TB0CCR1	14h
Capture/compare register 2	TB0CCR2	16h
Capture/compare register 3	TB0CCR3	18h
Capture/compare register 4	TB0CCR4	1Ah
Capture/compare register 5	TB0CCR5	1Ch
Capture/compare register 6	TB0CCR6	1Eh
TB0 expansion register 0	TB0EX0	20h
TB0 interrupt vector	TB0IV	2Eh

Table 33. TA2 Registers (Base Address: 0400h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA2 control	TA2CTL	00h
Capture/compare control 0	TA2CCTL0	02h
Capture/compare control 1	TA2CCTL1	04h
Capture/compare control 2	TA2CCTL2	06h
TA2 counter register	TA2R	10h
Capture/compare register 0	TA2CCR0	12h
Capture/compare register 1	TA2CCR1	14h
Capture/compare register 2	TA2CCR2	16h
TA2 expansion register 0	TA2EX0	20h
TA2 interrupt vector	TA2IV	2Eh



Table 34. Real Time Clock Registers (Base Address: 04A0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
RTC control 0	RTCCTL0	00h
RTC control 1	RTCCTL1	01h
RTC control 2	RTCCTL2	02h
RTC control 3	RTCCTL3	03h
RTC prescaler 0 control	RTCPS0CTL	08h
RTC prescaler 1 control	RTCPS1CTL	0Ah
RTC prescaler 0	RTCPS0	0Ch
RTC prescaler 1	RTCPS1	0Dh
RTC interrupt vector word	RTCIV	0Eh
RTC seconds/counter register 1	RTCSEC/RTCNT1	10h
RTC minutes/counter register 2	RTCMIN/RTCNT2	11h
RTC hours/counter register 3	RTCHOUR/RTCNT3	12h
RTC day of week/counter register 4	RTCDOW/RTCNT4	13h
RTC days	RTCDAY	14h
RTC month	RTCMON	15h
RTC year low	RTCYEARL	16h
RTC year high	RTCYEARH	17h
RTC alarm minutes	RTCAMIN	18h
RTC alarm hours	RTCAHOUR	19h
RTC alarm day of week	RTCADOW	1Ah
RTC alarm days	RTCADAY	1Bh



Table 35. 32-bit Hardware Multiplier Registers (Base Address: 04C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
16-bit operand 1 – multiply	MPY	00h
16-bit operand 1 – signed multiply	MPYS	02h
16-bit operand 1 – multiply accumulate	MAC	04h
16-bit operand 1 – signed multiply accumulate	MACS	06h
16-bit operand 2	OP2	08h
16 × 16 result low word	RESLO	0Ah
16 × 16 result high word	RESHI	0Ch
16 × 16 sum extension register	SUMEXT	0Eh
32-bit operand 1 – multiply low word	MPY32L	10h
32-bit operand 1 – multiply high word	MPY32H	12h
32-bit operand 1 – signed multiply low word	MPYS32L	14h
32-bit operand 1 – signed multiply high word	MPYS32H	16h
32-bit operand 1 – multiply accumulate low word	MAC32L	18h
32-bit operand 1 – multiply accumulate high word	MAC32H	1Ah
32-bit operand 1 – signed multiply accumulate low word	MACS32L	1Ch
32-bit operand 1 – signed multiply accumulate high word	MACS32H	1Eh
32-bit operand 2 – low word	OP2L	20h
32-bit operand 2 – high word	OP2H	22h
32 × 32 result 0 – least significant word	RES0	24h
32 × 32 result 1	RES1	26h
32 × 32 result 2	RES2	28h
32 × 32 result 3 – most significant word	RES3	2Ah
MPY32 control register 0	MPY32CTL0	2Ch



Table 36. DMA Registers (Base Address DMA General Control: 0500h, DMA Channel 0: 0510h, DMA Channel 1: 0520h, DMA Channel 2: 0530h)

REGISTER DESCRIPTION	REGISTER	OFFSET
DMA channel 0 control	DMA0CTL	00h
DMA channel 0 source address low	DMA0SAL	02h
DMA channel 0 source address high	DMA0SAH	04h
DMA channel 0 destination address low	DMA0DAL	06h
DMA channel 0 destination address high	DMA0DAH	08h
DMA channel 0 transfer size	DMA0SZ	0Ah
DMA channel 1 control	DMA1CTL	00h
DMA channel 1 source address low	DMA1SAL	02h
DMA channel 1 source address high	DMA1SAH	04h
DMA channel 1 destination address low	DMA1DAL	06h
DMA channel 1 destination address high	DMA1DAH	08h
DMA channel 1 transfer size	DMA1SZ	0Ah
DMA channel 2 control	DMA2CTL	00h
DMA channel 2 source address low	DMA2SAL	02h
DMA channel 2 source address high	DMA2SAH	04h
DMA channel 2 destination address low	DMA2DAL	06h
DMA channel 2 destination address high	DMA2DAH	08h
DMA channel 2 transfer size	DMA2SZ	0Ah
DMA module control 0	DMACTL0	00h
DMA module control 1	DMACTL1	02h
DMA module control 2	DMACTL2	04h
DMA module control 3	DMACTL3	06h
DMA module control 4	DMACTL4	08h
DMA interrupt vector	DMAIV	0Eh

Table 37. USCI_A0 Registers (Base Address: 05C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI control 1	UCA0CTL1	00h
USCI control 0	UCA0CTL0	01h
USCI baud rate 0	UCA0BR0	06h
USCI baud rate 1	UCA0BR1	07h
USCI modulation control	UCA0MCTL	08h
USCI status	UCA0STAT	0Ah
USCI receive buffer	UCA0RXBUF	0Ch
USCI transmit buffer	UCA0TXBUF	0Eh
USCI LIN control	UCA0ABCTL	10h
USCI IrDA transmit control	UCA0IRTCTL	12h
USCI IrDA receive control	UCA0IRRCTL	13h
USCI interrupt enable	UCA0IE	1Ch
USCI interrupt flags	UCA0IFG	1Dh
USCI interrupt vector word	UCA0IV	1Eh



Table 38. USCI_B0 Registers (Base Address: 05E0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI synchronous control 1	UCB0CTL1	00h
USCI synchronous control 0	UCB0CTL0	01h
USCI synchronous bit rate 0	UCB0BR0	06h
USCI synchronous bit rate 1	UCB0BR1	07h
USCI synchronous status	UCB0STAT	0Ah
USCI synchronous receive buffer	UCB0RXBUF	0Ch
USCI synchronous transmit buffer	UCB0TXBUF	0Eh
USCI I2C own address	UCB0I2COA	10h
USCI I2C slave address	UCB0I2CSA	12h
USCI interrupt enable	UCB0IE	1Ch
USCI interrupt flags	UCB0IFG	1Dh
USCI interrupt vector word	UCB0IV	1Eh

Table 39. USCI_A1 Registers (Base Address: 0600h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI control 1	UCA1CTL1	00h
USCI control 0	UCA1CTL0	01h
USCI baud rate 0	UCA1BR0	06h
USCI baud rate 1	UCA1BR1	07h
USCI modulation control	UCA1MCTL	08h
USCI status	UCA1STAT	0Ah
USCI receive buffer	UCA1RXBUF	0Ch
USCI transmit buffer	UCA1TXBUF	0Eh
USCI LIN control	UCA1ABCTL	10h
USCI IrDA transmit control	UCA1IRTCTL	12h
USCI IrDA receive control	UCA1IRRCTL	13h
USCI interrupt enable	UCA1IE	1Ch
USCI interrupt flags	UCA1IFG	1Dh
USCI interrupt vector word	UCA1IV	1Eh

Table 40. USCI_B1 Registers (Base Address: 0620h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI synchronous control 1	UCB1CTL1	00h
USCI synchronous control 0	UCB1CTL0	01h
USCI synchronous bit rate 0	UCB1BR0	06h
USCI synchronous bit rate 1	UCB1BR1	07h
USCI synchronous status	UCB1STAT	0Ah
USCI synchronous receive buffer	UCB1RXBUF	0Ch
USCI synchronous transmit buffer	UCB1TXBUF	0Eh
USCI I2C own address	UCB1I2COA	10h
USCI I2C slave address	UCB1I2CSA	12h
USCI interrupt enable	UCB1IE	1Ch
USCI interrupt flags	UCB1IFG	1Dh
USCI interrupt vector word	UCB1IV	1Eh



Table 41. ADC12_A Registers (Base Address: 0700h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Control register 0	ADC12CTL0	00h
Control register 1	ADC12CTL1	02h
Control register 2	ADC12CTL2	04h
Interrupt-flag register	ADC12IFG	0Ah
Interrupt-enable register	ADC12IE	0Ch
Interrupt-vector-word register	ADC12IV	0Eh
ADC memory-control register 0	ADC12MCTL0	10h
ADC memory-control register 1	ADC12MCTL1	11h
ADC memory-control register 2	ADC12MCTL2	12h
ADC memory-control register 3	ADC12MCTL3	13h
ADC memory-control register 4	ADC12MCTL4	14h
ADC memory-control register 5	ADC12MCTL5	15h
ADC memory-control register 6	ADC12MCTL6	16h
ADC memory-control register 7	ADC12MCTL7	17h
ADC memory-control register 8	ADC12MCTL8	18h
ADC memory-control register 9	ADC12MCTL9	19h
ADC memory-control register 10	ADC12MCTL10	1Ah
ADC memory-control register 11	ADC12MCTL11	1Bh
ADC memory-control register 12	ADC12MCTL12	1Ch
ADC memory-control register 13	ADC12MCTL13	1Dh
ADC memory-control register 14	ADC12MCTL14	1Eh
ADC memory-control register 15	ADC12MCTL15	1Fh
Conversion memory 0	ADC12MEM0	20h
Conversion memory 1	ADC12MEM1	22h
Conversion memory 2	ADC12MEM2	24h
Conversion memory 3	ADC12MEM3	26h
Conversion memory 4	ADC12MEM4	28h
Conversion memory 5	ADC12MEM5	2Ah
Conversion memory 6	ADC12MEM6	2Ch
Conversion memory 7	ADC12MEM7	2Eh
Conversion memory 8	ADC12MEM8	30h
Conversion memory 9	ADC12MEM9	32h
Conversion memory 10	ADC12MEM10	34h
Conversion memory 11	ADC12MEM11	36h
Conversion memory 12	ADC12MEM12	38h
Conversion memory 13	ADC12MEM13	3Ah
Conversion memory 14	ADC12MEM14	3Ch
Conversion memory 15	ADC12MEM15	3Eh



Table 42. Comparator_B Registers (Base Address: 08C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Comp_B control register 0	CBCTL0	00h
Comp_B control register 1	CBCTL1	02h
Comp_B control register 2	CBCTL2	04h
Comp_B control register 3	CBCTL3	06h
Comp_B interrupt register	CBINT	0Ch
Comp_B interrupt vector word	CBIV	0Eh

SLAS706B-JULY 2011-REVISED OCTOBER 2011



Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

Voltage applied at V_{CC} to V_{SS}	-0.3 V to 4.1 V
Voltage applied to any pin (excluding VCORE) ⁽²⁾	-0.3 V to V _{CC} + 0.3 V
Diode current at any device pin	±2 mA
Storage temperature range, T _{stg} ⁽³⁾	-55°C to 150°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages referenced to Vss. VCORE is for internal device usage only. No external DC loading or voltage should be applied.
- (3) Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

Thermal Packaging Characteristics

θ_{JA}	Junction-to-ambient thermal resistance, still air	High-K board (JESD51-7)	VQFN (RGZ)	27.8	°C/W
θ_{JC}	Junction-to-case thermal resistance		VQFN (RGZ)	13.6	°C/W
θ_{JB}	Junction-to-board thermal resistance		VQFN (RGZ)	4.7	°C/W




Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V _{CC}		PMMCOREVx = 0	1.8		3.6	V
	Supply voltage during program execution and flash	PMMCOREVx = 0, 1	2.0		3.6	V
	programming $(AVCCx = DVCCx = V_{CC})^{(1)}$	PMMCOREVx = 0, 1, 2	2.2		3.6	V
		PMMCOREVx = 0, 1, 2, 3	2.4		3.6	V
V _{SS}	Supply voltage (AVSSx = DVSSx = V _{SS})		0		V	
T _A	Operating free-air temperature	-40		85	°C	
TJ	Operating junction temperature	-40		85	°C	
C _{VCORE}	Recommended capacitor at VCORE		470		nF	
C _{DVCC} / C _{VCORE}	Capacitor ratio of DVCC to VCORE		10			
fsystem		PMMCOREVx = 0, 1.8 V \leq V _{CC} \leq 3.6 V (default condition)	0		8.0	
	Processor frequency (maximum MCLK frequency) (2) (see Figure 1)	PMMCOREVx = 1, 2.0 V \leq V _{CC} \leq 3.6 V	0		12.0	MHz
		PMMCOREVx = 2, 2.2 V \leq V _{CC} \leq 3.6 V			20.0	
		PMMCOREVx = 3, 2.4 $V \le V_{CC} \le 3.6 V$	0		25.0	

It is recommended to power AV_{CC} and DV_{CC} from the same source. A maximum difference of 0.3 V between AV_{CC} and DV_{CC} can be tolerated during power up and operation.

Modules may have a different maximum input clock specification. See the specification of the respective module in this data sheet. (1)



The numbers within the fields denote the supported PMMCOREVx settings.

Figure 1. Maximum System Frequency



Electrical Characteristics

Active Mode Supply Current Into V_{CC} Excluding External Current

over recommended operating free-air temperature (unless otherwise noted)⁽¹⁾ (2) (3)

	EXECUTION MEMORY	V _{CC}	PMMCOREVx	FREQUENCY (f _{DCO} = f _{MCLK} = f _{SMCLK})										
PARAMETER				1 MHz		8 MHz		12 MHz		20 MHz		25 MHz		UNIT
				TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	
	Flash		0	0.36	0.47	2.32	2.60							
		2.1/	1	0.40		2.65		4.0	4.4					A
IAM, Flash		Flash 3 V	2	0.44		2.90		4.3		7.1	7.7			mA
			3	0.46		3.10		4.6		7.6		10.1	11.0	
	RAM		0	0.20	0.24	1.20	1.30							
I _{AM, RAM}		RAM 3 V	1	0.22		1.35		2.0	2.2					
			2	0.24		1.50		2.2		3.7	4.2			mA
			3	0.26		1.60		2.4		3.9		5.3	6.2	

All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current. The currents are characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF. Characterized with program executing typical data processing. $f_{ACLK} = 32786$ Hz, $f_{DCO} = f_{MCLK} = f_{SMCLK}$ at specified frequency. XTS = CPUOFF = SCG0 = SCG1 = OSCOFF= SMCLKOFF = 0.



Low-Power Mode Supply Currents (Into V_{cc}) Excluding External Current

	DADAMETED	.,	DMM00DE\/-	-40	°C	25	°C	60	°C	85°C		
	PARAMETER	V _{CC}	PMMCOREVx	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	UNIT
	Low-power mode 0 ⁽³⁾ (4)	2.2 V	0	73		77	85	80		85	97	
I _{LPM0,1MHz}	Low-power mode of the	3 V	3	79		83	92	88		95	105	μΑ
	Low-power mode 2 ⁽⁵⁾ (4)	2.2 V	0	6.5		6.5	12	10		11	17	
I _{LPM2}	Low-power mode 257 77	3 V	3	7.0		7.0	13	11		12	18	μΑ
			0	1.60		1.90		2.6		5.6		
Low-power mode 3, crystal mode ⁽⁶⁾ (4)	2.2 V	1	1.65		2.00		2.7		5.9			
			2	1.75		2.15		2.9		6.1		
	Low-power mode 3, crystal mode ⁽⁶⁾ (4)	3 V	0	1.8		2.1	2.9	2.8		5.8	8.3	μA
			1	1.9		2.3		2.9		6.1		
			2	2.0		2.4		3.0		6.3		
			3	2.0		2.5	3.9	3.1		6.4	9.3	
			0	1.1		1.4	2.7	1.9		4.9	7.4	
	Low-power mode 3,	3 V	1	1.1		1.4		2.0		5.2		
I _{LPM3,VLO}	VLO mode ⁽⁷⁾ (4)	3 V	2	1.2		1.5		2.1		5.3		μA
			3	1.3		1.6	3.0	2.2		5.4	8.5	
			0	0.9		1.1	1.5	1.8		4.8	7.3	
	Low power made 4(8) (4)	2.1/	1	1.1		1.2		2.0		5.1		
I _{LPM4}	Low-power mode 4 ⁽⁸⁾ (4)	3 V	2	1.2		1.2		2.1		5.2		μΑ
			3	1.3		1.3	1.6	2.2		5.3	8.1	
I _{LPM4.5}	Low-power mode 4.5 ⁽⁹⁾	3 V		0.15		0.18	0.35	0.26		0.5	1.0	μΑ

- (1) All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current.
- (2) The currents are characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF.
- (3) Current for watchdog timer clocked by SMCLK included. ACLK = low frequency crystal operation (XTS = 0, XT1DRIVEx = 0). CPUOFF = 1, SCG0 = 0, SCG1 = 0, OSCOFF = 0 (LPM0); f_{ACLK} = 32768 Hz, f_{MCLK} = 0 MHz, f_{SMCLK} = f_{DCO} = 1 MHz
- (4) Current for brownout, high side supervisor (SVS_H) normal mode included. Low side supervisor and monitors disabled (SVS_L, SVM_L). High side monitor disabled (SVM_H). RAM retention enabled.
- (5) Current for watchdog timer and RTC clocked by ACLK included. ACLK = low frequency crystal operation (XTS = 0, XT1DRIVEx = 0). CPUOFF = 1, SCG0 = 0, SCG1 = 1, OSCOFF = 0 (LPM2); f_{ACLK} = 32768 Hz, f_{MCLK} = 0 MHz, f_{SMCLK} = f_{DCO} = 0 MHz; DCO setting = 1 MHz operation, DCO bias generator enabled.)
- (6) Current for watchdog timer and RTC clocked by ACLK included. ACLK = low frequency crystal operation (XTS = 0, XT1DRIVEx = 0). CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3); f_{ACLK} = 32768 Hz, f_{MCLK} = f_{SMCLK} = f_{DCO} = 0 MHz
- (7) Current for watchdog timer and RTC clocked by ACLK included. ACLK = VLO.
 - CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3); $f_{ACLK} = f_{VLO}$, $f_{MCLK} = f_{SMCLK} = f_{DCO} = 0$ MHz
- (8) CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1 (LPM4); $f_{DCO} = f_{ACLK} = f_{MCLK} = f_{SMCLK} = 0$ MHz
- (9) Internal regulator disabled. No data retention.
 - CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1, PMMREGOFF = 1 (LPM4.5); fDCO = fACLK = fMCLK = 0 MHz



Schmitt-Trigger Inputs – General Purpose I/O⁽¹⁾ (P1.0 to P1.7, P2.7, P3.0 to P3.4, P4.0 to P4.7) (P5.0 to P5.5, P5.7, P6.1 to P6.5, PJ.0 to PJ.3, RST/NMI)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V	Desitive going input threshold voltage		1.8 V	0.80		1.40	V
V _{IT+}	Positive-going input threshold voltage		3 V	1.50		2.10	V
\/	Negative-going input threshold voltage		1.8 V	0.45		1.00	V
V _{IT-}	Negative-going input tilleshold voltage		3 V	0.75		1.65	V
.,	Input valtage bystoreeig (V		1.8 V	0.3		8.0	V
V_{hys}	Input voltage hysteresis (V _{IT+} – V _{IT-})		3 V	0.4		1.0	V
R _{Pull}	Pullup/pulldown resistor ⁽²⁾	For pullup: V _{IN} = V _{SS} For pulldown: V _{IN} = V _{CC}		20	35	50	kΩ
CI	Input capacitance	$V_{IN} = V_{SS}$ or V_{CC}			5		pF

- (1) Same parametrics apply to clock input pin when crystal bypass mode is used on XT1 (XIN) or XT2 (XT2IN).
- (2) Also applies to RST pin when pullup/pulldown resistor is enabled.

Inputs – Ports P1 and P2⁽¹⁾ (P1.0 to P1.7, P2.0 to P2.7)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
t _{(int}	t) External interrupt timing (2)	External trigger pulse width to set interrupt flag	2.2 V/3 V	20		ns

- (1) Some devices may contain additional ports with interrupts. See the block diagram and terminal function descriptions.
- (2) An external signal sets the interrupt flag every time the minimum interrupt pulse width t_(int) is met. It may be set by trigger signals shorter than t_(int).

Leakage Current – General Purpose I/O (P1.0 to P1.7, P2.7, P3.0 to P3.4, P4.0 to P4.7) ___(P5.0 to P5.5, P5.7, P6.1 to P6.5, PJ.0 to PJ.3, RST/NMI)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN MAX	UNIT
I _{lkg(Px.x)}	High-impedance leakage current	(1) (2)	1.8 V/3 V	±50	nA

- (1) The leakage current is measured with VSS or VCC applied to the corresponding pin(s), unless otherwise noted.
- (2) The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is disabled.



Outputs – General Purpose I/O (Full Drive Strength) (P1.0 to P1.7, P2.7, P3.0 to P3.4, P4.0 to P4.7) (P5.0 to P5.5, P5.7, P6.1 to P6.5, PJ.0 to PJ.3)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
		$I_{(OHmax)} = -3 \text{ mA}^{(1)}$	1.8 V	V _{CC} - 0.25	V_{CC}	
	$I_{(OHmax)} = -10 \text{ mA}^{(2)}$	1.0 V	V _{CC} - 0.60	V_{CC}	V	
V _{OH}		$I_{(OHmax)} = -5 \text{ mA}^{(1)}$	3 V	V _{CC} - 0.25	V_{CC}	V
		$I_{(OHmax)} = -15 \text{ mA}^{(2)}$	3 V	V _{CC} - 0.60	V_{CC}	
		I _(OLmax) = 3 mA ⁽¹⁾	4.0.1/	V _{SS}	V _{SS} + 0.25	
\/		I _(OLmax) = 10 mA ⁽²⁾	1.8 V	V _{SS}	V _{SS} + 0.60	V
V _{OL}	Low-level output voltage	$I_{(OLmax)} = 5 \text{ mA}^{(1)}$	2.1/	V _{SS}	V _{SS} + 0.25	V
		$I_{(OLmax)} = 15 \text{ mA}^{(2)}$	3 V	V _{SS}	$V_{SS} + 0.60$	

⁽¹⁾ The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.

Outputs – General Purpose I/O (Reduced Drive Strength) (P1.0 to P1.7, P2.7, P3.0 to P3.4, P4.0 to P4.7) (P5.0 to P5.5, P5.7, P6.1 to P6.5, PJ.0 to PJ.3)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
		$I_{(OHmax)} = -1 \text{ mA}^{(2)}$	1.8 V	V _{CC} - 0.25	V^{CC}	
\/	V LPak laval autout valta na	$I_{\text{(OHmax)}} = -3 \text{ mA}^{(3)}$	1.6 V	$V_{CC} - 0.60$	V_{CC}	V
V _{OH} Hig	nigri-ievei output voitage	igh-level output voltage $I_{\text{(OHmax)}} = -2 \text{ mA}^{(2)}$	3 V	V _{CC} - 0.25	V_{CC}	
		$I_{(OHmax)} = -6 \text{ mA}^{(3)}$	3 V	V _{CC} - 0.60	V_{CC}	
		$I_{(OLmax)} = 1 \text{ mA}^{(2)}$	1.0.1/	V _{SS}	V _{SS} + 0.25	V
V	Low lovel output valtage	$I_{(OLmax)} = 3 \text{ mA}^{(3)}$	1.8 V	V _{SS}	V _{SS} + 0.60	
V_{OL}	Low-level output voltage	$I_{(OLmax)} = 2 \text{ mA}^{(2)}$	3 V	V _{SS}	V _{SS} + 0.25	
		$I_{(OLmax)} = 6 \text{ mA}^{(3)}$	3 V	V _{SS}	V _{SS} + 0.60	

⁽¹⁾ Selecting reduced drive strength may reduce EMI.

Output Frequency – General Purpose I/O (P1.0 to P1.7, P2.7, P3.0 to P3.4, P4.0 to P4.7) (P5.0 to P5.5, P5.7, P6.1 to P6.5, PJ.0 to PJ.3)

PARAMETER		TEST CONDITIONS		MIN N	ΛΑΝ	UNIT
f _{Px.y}	Dort output froquency (with load)	(1) (2)	V _{CC} = 1.8 V, PMMCOREVx = 0		16	MHz
	Port output frequency (with load)	() ()	V _{CC} = 3 V, PMMCOREVx = 3		25	IVITZ
		ACLK,	V _{CC} = 1.8 V, PMMCOREVx = 0		16	
f _{Port_CLK}	Clock output frequency	SMCLK, MCLK, $C_L = 20 \text{ pF}^{(2)}$	V _{CC} = 3 V, PMMCOREVx = 3		25	MHz

A resistive divider with 2 × R1 between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider. For full drive strength, R1 = 550 Ω. For reduced drive strength, R1 = 1.6 kΩ. C_L = 20 pF is connected to the output to V_{SS}.

⁽²⁾ The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±100 mA to hold the maximum voltage drop specified.

⁽²⁾ The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop specified.

⁽³⁾ The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined, should not exceed ±100 mA to hold the maximum voltage drop specified.


⁽²⁾ The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency.



Typical Characteristics – Outputs, Reduced Drive Strength (PxDS.y = 0)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TYPICAL LOW-LEVEL OUTPUT CURRENT



LOW-LEVEL OUTPUT VOLTAGE $T_A = 25^{\circ}C$ $V_{cc} = 1.8 V$

TYPICAL LOW-LEVEL OUTPUT CURRENT





Figure 3.

TYPICAL HIGH-LEVEL OUTPUT CURRENT HIGH-LEVEL OUTPUT VOLTAGE



TYPICAL HIGH-LEVEL OUTPUT CURRENT HIGH-LEVEL OUTPUT VOLTAGE





Figure 5.



Typical Characteristics – Outputs, Full Drive Strength (PxDS.y = 1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TYPICAL LOW-LEVEL OUTPUT CURRENT vs



TYPICAL LOW-LEVEL OUTPUT CURRENT vs LOW-LEVEL OUTPUT VOLTAGE





Figure 7.

TYPICAL HIGH-LEVEL OUTPUT CURRENT vs



TYPICAL HIGH-LEVEL OUTPUT CURRENT vs




Figure 9.



Crystal Oscillator, XT1, Low-Frequency Mode⁽¹⁾

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN T	P MAX	UNIT
		$ \begin{aligned} &f_{OSC} = 32768 \text{ Hz, XTS} = 0,\\ &\text{XT1BYPASS} = 0, \text{ XT1DRIVEx} = 1,\\ &T_A = 25^{\circ}\text{C} \end{aligned} $		0.0	75	
$\Delta I_{DVCC.LF}$	Differential XT1 oscillator crystal current consumption from lowest drive setting, LF mode	$ \begin{aligned} &f_{OSC} = 32768 \text{ Hz, XTS} = 0,\\ &XT1BYPASS = 0, XT1DRIVEx = 2,\\ &T_A = 25^{\circ}C \end{aligned} $	3 V	0.1	70	μΑ
		$ \begin{aligned} &f_{OSC} = 32768 \text{ Hz, XTS} = 0,\\ &\text{XT1BYPASS} = 0, \text{ XT1DRIVEx} = 3,\\ &T_A = 25^{\circ}\text{C} \end{aligned} $		0.2	90	
f _{XT1,LF0}	XT1 oscillator crystal frequency, LF mode	XTS = 0, XT1BYPASS = 0		327	68	Hz
f _{XT1,LF,SW}	XT1 oscillator logic-level square-wave input frequency, LF mode	XTS = 0, XT1BYPASS = 1 ⁽²⁾ (3)		10 32.7	68 50	kHz
04	Oscillation allowance for	$ \begin{array}{l} XTS = 0, \\ XT1BYPASS = 0, \ XT1DRIVEx = 0, \\ f_{XT1,LF} = 32768 \ Hz, \ C_{L,eff} = 6 \ pF \end{array} $		2	10	kΩ
OA _{LF}	LF crystals ⁽⁴⁾	$\begin{split} &XTS = 0,\\ &XT1BYPASS = 0, XT1DRIVEx = 1,\\ &f_{XT1,LF} = 32768\;Hz, C_{L,eff} = 12\;pF \end{split}$		3	00	K72
		$XTS = 0$, $XCAPx = 0^{(6)}$			2	
C	Integrated effective load	XTS = 0, $XCAPx = 1$		Ę	5.5	,r
$C_{L,eff}$	capacitance, LF mode ⁽⁵⁾	XTS = 0, $XCAPx = 2$		8	3.5	pF
		XTS = 0, $XCAPx = 3$		12	2.0	
	Duty cycle, LF mode	XTS = 0, Measured at ACLK, f _{XT1,LF} = 32768 Hz		30	70	%
f _{Fault,LF}	Oscillator fault frequency, LF mode ⁽⁷⁾	XTS = 0 ⁽⁸⁾		10	10000	Hz
t	Startup time I E mode	$\begin{split} f_{OSC} &= 32768 \text{ Hz, XTS} = 0, \\ \text{XT1BYPASS} &= 0, \text{XT1DRIVEx} = 0, \\ T_{A} &= 25^{\circ}\text{C, C}_{L,eff} = 6 \text{ pF} \end{split}$	3 V	10	1000	
t _{START,LF}	Startup time, LF mode	$\begin{split} &f_{OSC} = 32768 \text{ Hz, XTS} = 0,\\ &\text{XT1BYPASS} = 0, \text{XT1DRIVEx} = 3,\\ &T_{A} = 25^{\circ}\text{C, }C_{L,eff} = 12 \text{ pF} \end{split}$	3 V	5	00	ms

- (1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.
 - (a) Keep the trace between the device and the crystal as short as possible.
 - (b) Design a good ground plane around the oscillator pins.
 - (c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - (d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - (e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
 - (f) If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.
- (2) When XT1BYPASS is set, XT1 circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this datasheet.
- (3) Maximum frequency of operation of the entire device cannot be exceeded.
- Oscillation allowance is based on a safety factor of 5 for recommended crystals. The oscillation allowance is a function of the XT1DRIVEx settings and the effective load. In general, comparable oscillator allowance can be achieved based on the following guidelines, but should be evaluated based on the actual crystal selected for the application:

 - (a) For XT1DRIVEx = 0, $C_{L,ef f} \le 6$ pF. (b) For XT1DRIVEx = 1, 6 pF $\le C_{L,ef f} \le 9$ pF.
 - (c) For XT1DRIVEx = 2, 6 pF \leq C_{L,eff} \leq 10 pF. (d) For XT1DRIVEx = 3, C_{L,eff} \geq 6 pF.
- (5) Includes parasitic bond and package capacitance (approximately 2 pF per pin).
 - Since the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- Requires external capacitors at both terminals. Values are specified by crystal manufacturers.
- Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- Measured with logic-level input frequency but also applies to operation with crystals.



Crystal Oscillator, XT2

	PARAMETER	TEST CONDITIONS	v_{cc}	MIN	TYP	MAX	UNIT
		$f_{OSC} = 4 \text{ MHz}, \text{ XT2OFF} = 0, \\ \text{XT2BYPASS} = 0, \text{ XT2DRIVEx} = 0, \text{ T}_{A} = 25^{\circ}\text{C}$			200		
	XT2 oscillator crystal current	f_{OSC} = 12 MHz, XT2OFF = 0, XT2BYPASS = 0, XT2DRIVEx = 1, T_A = 25°C	3 V		260		μA
I _{DVCC.XT2}	consumption	f_{OSC} = 20 MHz, XT2OFF = 0, XT2BYPASS = 0, XT2DRIVEx = 2, T_A = 25°C	3 V		325		μΑ
		f_{OSC} = 32 MHz, XT2OFF = 0, XT2BYPASS = 0, XT2DRIVEx = 3, T_A = 25°C			450	32 32 30 30	
f _{XT2,HF0}	XT2 oscillator crystal frequency, mode 0	XT2DRIVEx = 0, XT2BYPASS = 0 ⁽³⁾		4		8	MHz
f _{XT2,HF1}	XT2 oscillator crystal frequency, mode 1	XT2DRIVEx = 1, XT2BYPASS = 0 ⁽³⁾		8		16	MHz
f _{XT2,HF2}	XT2 oscillator crystal frequency, mode 2	XT2DRIVEx = 2, XT2BYPASS = 0 ⁽³⁾		16		24	MHz
f _{XT2,HF3}	XT2 oscillator crystal frequency, mode 3	XT2DRIVEx = 3, XT2BYPASS = 0 ⁽³⁾		24		32	MHz
f _{XT2,HF,SW}	XT2 oscillator logic-level square-wave input frequency, bypass mode	XT2BYPASS = 1 ⁽⁴⁾ (3)		0.7		32	MHz
		$XT2DRIVEx = 0$, $XT2BYPASS = 0$, $f_{XT2,HF0} = 6$ MHz, $C_{L,eff} = 15$ pF			450		
04	Oscillation allowance for	$XT2DRIVEx = 1$, $XT2BYPASS = 0$, $f_{XT2,HF1} = 12$ MHz, $C_{L,eff} = 15$ pF			320		Ω
OA _{HF}	HF crystals ⁽⁵⁾	$XT2DRIVEx = 2$, $XT2BYPASS = 0$, $f_{XT2,HF2} = 20$ MHz, $C_{L,eff} = 15$ pF			200		12
		$XT2DRIVEx = 3$, $XT2BYPASS = 0$, $f_{XT2,HF3} = 32$ MHz, $C_{L,eff} = 15$ pF			200	8 16 24 32 32	
t	Startup time	$\begin{split} f_{OSC} &= 6 \text{ MHz}, \\ \text{XT2BYPASS} &= 0, \text{XT2DRIVEx} = 0, \\ T_{A} &= 25^{\circ}\text{C}, \text{ C}_{\text{L,eff}} = 15 \text{ pF} \end{split}$	3 V		0.5		mc
t _{START,HF}	Startup time	$\begin{aligned} &f_{OSC} = 20 \text{ MHz}, \\ &XT2BYPASS = 0, XT2DRIVEx = 2, \\ &T_A = 25^{\circ}C, C_{L,eff} = 15 \text{ pF} \end{aligned}$	3 V	0.3			ms
$C_{L,eff}$	Integrated effective load capacitance, HF mode ⁽⁶⁾ (1)				1		pF
	Duty cycle	Measured at ACLK, f _{XT2,HF2} = 20 MHz		40	50	60	%
f _{Fault,HF}	Oscillator fault frequency (7)	XT2BYPASS = 1 ⁽⁸⁾		30		300	kHz

- (1) Requires external capacitors at both terminals. Values are specified by crystal manufacturers. In general, an effective load capacitance of up to 18 pF can be supported.
- (2) To improve EMI on the XT2 oscillator the following guidelines should be observed.
 - (a) Keep the traces between the device and the crystal as short as possible.
 - (b) Design a good ground plane around the oscillator pins.
 - (c) Prevent crosstalk from other clock or data lines into oscillator pins XT2IN and XT2OUT.
 - (d) Avoid running PCB traces underneath or adjacent to the XT2IN and XT2OUT pins.
 - (e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XT2IN and XT2OUT pins. (f) If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.
- (3) This represents the maximum frequency that can be input to the device externally. Maximum frequency achievable on the device
- operation is based on the frequencies present on ACLK, MCLK, and SMCLK cannot be exceed for a given range of operation.

 (4) When XT2BYPASS is set, the XT2 circuit is automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this datasheet.
- (5) Oscillation allowance is based on a safety factor of 5 for recommended crystals.
- (6) Includes parasitic bond and package capacitance (approximately 2 pF per pin).
 - Since the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (7) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- (8) Measured with logic-level input frequency but also applies to operation with crystals.



Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f_{VLO}	VLO frequency	Measured at ACLK	1.8 V to 3.6 V	6	9.4	14	kHz
df_{VLO}/d_{T}	VLO frequency temperature drift	Measured at ACLK ⁽¹⁾	1.8 V to 3.6 V		0.5		%/°C
df _{VLO} /dV _{CC}	VLO frequency supply voltage drift	Measured at ACLK ⁽²⁾	1.8 V to 3.6 V		4		%/V
	Duty cycle	Measured at ACLK	1.8 V to 3.6 V	40	50	60	%

Calculated using the box method: (MAX(-40 to 85° C) – MIN(-40 to 85° C)) / MIN(-40 to 85° C) / (85° C – (-40°C)) Calculated using the box method: (MAX(1.8 to 3.6 V) – MIN(1.8 to 3.6 V)) / MIN(1.8 to 3.6 V) / (3.6 V – 1.8 V)

Internal Reference, Low-Frequency Oscillator (REFO)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
I _{REFO}	REFO oscillator current consumption	$T_A = 25^{\circ}C$	1.8 V to 3.6 V		3		μA
	REFO frequency calibrated	Measured at ACLK	1.8 V to 3.6 V		32768		Hz
f _{REFO}	REFO absolute tolerance calibrated	Full temperature range	1.8 V to 3.6 V			±3.5	%
'REFO	REFO absolute tolerance calibrated	T _A = 25°C	3 V			±1.5	%
df_{REFO}/d_{T}	REFO frequency temperature drift	Measured at ACLK ⁽¹⁾	1.8 V to 3.6 V		0.01		%/°C
df _{REFO} /dV _{CC}	REFO frequency supply voltage drift	Measured at ACLK (2)	1.8 V to 3.6 V		1.0		%/V
	Duty cycle	Measured at ACLK	1.8 V to 3.6 V	40	50	60	%
t _{START}	REFO startup time	40%/60% duty cycle	1.8 V to 3.6 V		25		μs

Calculated using the box method: (MAX(-40 to 85° C) – MIN(-40 to 85° C)) / MIN(-40 to 85° C) / (85° C – (-40°C)) Calculated using the box method: (MAX(1.8 to 3.6 V) – MIN(1.8 to 3.6 V)) / MIN(1.8 to 3.6 V) / (3.6 V – 1.8 V)



DCO Frequency

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
f _{DCO(0,0)}	DCO frequency (0, 0)	DCORSELx = 0, $DCOx = 0$, $MODx = 0$	0.07	0.20	MHz
$f_{\text{DCO}(0,31)}$	DCO frequency (0, 31)	DCORSELx = 0, $DCOx = 31$, $MODx = 0$	0.70	1.70	MHz
f _{DCO(1,0)}	DCO frequency (1, 0)	DCORSELx = 1, $DCOx = 0$, $MODx = 0$	0.15	0.36	MHz
f _{DCO(1,31)}	DCO frequency (1, 31)	DCORSELx = 1, DCOx = 31, MODx = 0	1.47	3.45	MHz
f _{DCO(2,0)}	DCO frequency (2, 0)	DCORSELx = 2, $DCOx = 0$, $MODx = 0$	0.32	0.75	MHz
f _{DCO(2,31)}	DCO frequency (2, 31)	DCORSELx = 2, DCOx = 31, MODx = 0	3.17	7.38	MHz
$f_{DCO(3,0)}$	DCO frequency (3, 0)	DCORSELx = 3, $DCOx = 0$, $MODx = 0$	0.64	1.5	MHz
f _{DCO(3,31)}	DCO frequency (3, 31)	DCORSELx = 3, $DCOx = 31$, $MODx = 0$	6.07	14.0	MHz
$f_{DCO(4,0)}$	DCO frequency (4, 0)	DCORSELx = 4, $DCOx = 0$, $MODx = 0$	1.3	3.2	MHz
f _{DCO(4,31)}	DCO frequency (4, 31)	DCORSELx = 4, DCOx = 31, MODx = 0	12.3	28.2	MHz
f _{DCO(5,0)}	DCO frequency (5, 0)	DCORSELx = 5, $DCOx = 0$, $MODx = 0$	2.5	6.0	MHz
f _{DCO(5,31)}	DCO frequency (5, 31)	DCORSELx = 5, DCOx = 31, MODx = 0	23.7	54.′	MHz
f _{DCO(6,0)}	DCO frequency (6, 0)	DCORSELx = 6, DCOx = 0, MODx = 0	4.6	10.7	MHz
f _{DCO(6,31)}	DCO frequency (6, 31)	DCORSELx = 6, DCOx = 31, MODx = 0	39.0	88.0	MHz
f _{DCO(7,0)}	DCO frequency (7, 0)	DCORSELx = 7, $DCOx = 0$, $MODx = 0$	8.5	19.6	MHz
f _{DCO(7,31)}	DCO frequency (7, 31)	DCORSELx = 7, DCOx = 31, MODx = 0	60	135	MHz
S _{DCORSEL}	Frequency step between range DCORSEL and DCORSEL + 1	$S_{RSEL} = f_{DCO(DCORSEL+1,DCO)}/f_{DCO(DCORSEL,DCO)}$	1.2	2.3	ratio
S _{DCO}	Frequency step between tap DCO and DCO + 1	$S_{DCO} = f_{DCO(DCORSEL,DCO+1)}/f_{DCO(DCORSEL,DCO)}$	1.02	1.12	ratio
Duty cycle		Measured at SMCLK	40	50 60	%
df _{DCO} /dT	DCO frequency temperature drift ⁽¹⁾	f _{DCO} = 1 MHz,		0.1	%/°C
df _{DCO} /dV _{CC}	DCO frequency voltage drift ⁽²⁾	f _{DCO} = 1 MHz		1.9	%/V

- Calculated using the box method: (MAX(-40 to 85° C) MIN(-40 to 85° C)) / MIN(-40 to 85° C) / (85° C (-40°C)) Calculated using the box method: (MAX(1.8 to 3.6 V) MIN(1.8 to 3.6 V)) / MIN(1.8 to 3.6 V) / (3.6 V 1.8 V)




Figure 10. Typical DCO Frequency



PMM, Brown-Out Reset (BOR)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		MIN	TYP	MAX	UNIT
V _(DVCC_BOR_IT-)	BOR _H on voltage, DV _{CC} falling level	$\mid dDV_{CC}/d_t \mid < 3 \text{ V/s}$			1.45	V
V _(DVCC_BOR_IT+)	BOR _H off voltage, DV _{CC} rising level	$\mid dDV_{CC}/d_t \mid < 3 \text{ V/s}$	0.80	1.30	1.50	V
V _(DVCC_BOR_hys)	BOR _H hysteresis		60		250	mV
t _{RESET}	Pulse length required at RST/NMI pin to accept a reset		2			μs

PMM, Core Voltage

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
V _{CORE3} (AM)	Core voltage, active mode, PMMCOREV = 3	$2.4 \text{ V} \leq \text{DV}_{\text{CC}} \leq 3.6 \text{ V}$	1.90	V
V _{CORE2} (AM)	Core voltage, active mode, PMMCOREV = 2	$2.2 \text{ V} \leq \text{DV}_{\text{CC}} \leq 3.6 \text{ V}$	1.80	V
V _{CORE1} (AM)	Core voltage, active mode, PMMCOREV = 1	$2.0 \text{ V} \leq \text{DV}_{\text{CC}} \leq 3.6 \text{ V}$	1.60	V
V _{CORE0} (AM)	Core voltage, active mode, PMMCOREV = 0	$1.8 \text{ V} \leq \text{DV}_{\text{CC}} \leq 3.6 \text{ V}$	1.40	V
V _{CORE3} (LPM)	Core voltage, low-current mode, PMMCOREV = 3	$2.4 \text{ V} \leq \text{DV}_{\text{CC}} \leq 3.6 \text{ V}$	1.94	V
V _{CORE2} (LPM)	Core voltage, low-current mode, PMMCOREV = 2	$2.2 \text{ V} \leq \text{DV}_{\text{CC}} \leq 3.6 \text{ V}$	1.84	V
V _{CORE1} (LPM)	Core voltage, low-current mode, PMMCOREV = 1	$2.0 \text{ V} \leq \text{DV}_{\text{CC}} \leq 3.6 \text{ V}$	1.64	V
V _{CORE0} (LPM)	Core voltage, low-current mode, PMMCOREV = 0	$1.8 \text{ V} \leq \text{DV}_{\text{CC}} \leq 3.6 \text{ V}$	1.44	V



PMM, SVS High Side

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SVSHE = 0, DV _{CC} = 3.6 V		0		nA
I _(SVSH)	SVS current consumption	SVSHE = 1, DV _{CC} = 3.6 V, SVSHFP = 0		200		nA
		SVSHE = 1, DV _{CC} = 3.6 V, SVSHFP = 1		1.5		μΑ
		SVSHE = 1, SVSHRVL = 0	1.57	1.68	1.78	
	C)/C	SVSHE = 1, SVSHRVL = 1	1.79	1.88	1.98	V
$V_{(SVSH_IT-)}$	SVS _H on voltage level ⁽¹⁾	SVSHE = 1, SVSHRVL = 2	1.98	2.08	2.21	
		SVSHE = 1, SVSHRVL = 3	2.10	2.18	2.31	
		SVSHE = 1, SVSMHRRL = 0	1.62	1.74	1.85	
	SVS _H off voltage level ⁽¹⁾	SVSHE = 1, SVSMHRRL = 1	1.88	1.94	2.07	V
		SVSHE = 1, SVSMHRRL = 2	2.07	2.14	2.28	
		SVSHE = 1, SVSMHRRL = 3	2.20	2.30	2.42	
$V_{(SVSH_IT+)}$		SVSHE = 1, SVSMHRRL = 4	2.32	2.40	2.55	
		SVSHE = 1, SVSMHRRL = 5	2.52	2.70	2.88	
		SVSHE = 1, SVSMHRRL = 6	2.90	3.10	3.23	
		SVSHE = 1, SVSMHRRL = 7	2.90	3.10	3.23	Ì
	OVO management in a dataset	SVSHE = 1, $dV_{DVCC}/dt = 10 \text{ mV/}\mu\text{s}$, SVSHFP = 1		2.5		
t _{pd(SVSH)}	SVS _H propagation delay	SVSHE = 1, $dV_{DVCC}/dt = 1 \text{ mV/}\mu\text{s}$, SVSHFP = 0		20		μs
^t (s∨sн)	SVS _H on/off delay time	SVSHE = $0 \rightarrow 1$, $dV_{DVCC}/dt = 10 \text{ mV/}\mu\text{s}$, SVSHFP = 1		12.5		
		SVSHE = $0 \rightarrow 1$, $dV_{DVCC}/dt = 1$ mV/ μ s, SVSHFP = 0		100		μs
dV _{DVCC} /dt	DV _{CC} rise time		0		1000	V/s

⁽¹⁾ The SVS_H settings available depend on the VCORE (PMMCOREVx) setting. See the *Power Management Module and Supply Voltage Supervisor* chapter in the *MSP430x5xx/MSP430x6xx Family User's Guide* (SLAU208) on recommended settings and usage.



PMM, SVM High Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SVMHE = 0, DV _{CC} = 3.6 V		0		nA
I _(SVMH)	SVM _H current consumption	SVMHE= 1, DV _{CC} = 3.6 V, SVMHFP = 0		200		nA
I _(SVMH) SVM _I V _(SVMH) SVM _I		SVMHE = 1, DV _{CC} = 3.6 V, SVMHFP = 1		1.5		μΑ
		SVMHE = 1, SVSMHRRL = 0	1.62	1.74	nA nA nA μA 1.85 2.07 2.28 2.42 2.55 V 2.88 3.23 3.23 3.23 μs	
		SVMHE = 1, SVSMHRRL = 1	1.88	1.94	2.07	V
		SVMHE = 1, SVSMHRRL = 2	2.07	2.14	2.28	
		SVMHE = 1, SVSMHRRL = 3	2.20	2.30	2.42	
V _(SVMH)	SVM _H on/off voltage level ⁽¹⁾	SVMHE = 1, SVSMHRRL = 4	2.32	2.40	2.55	
		SVMHE = 1, SVSMHRRL = 5	2.52	2.70	2.88	
		SVMHE = 1, SVSMHRRL = 6	2.90	3.10	3.23	
		SVMHE = 1, SVSMHRRL = 7	2.90	3.10	3.23	
		SVMHE = 1, SVMHOVPE = 1		3.75		
	OVM arranger dates	SVMHE = 1, dV _{DVCC} /dt = 10 mV/µs, SVMHFP = 1		2.5		
t _{pd(SVMH)}	SVM _H propagation delay	SVMHE = 1, $dV_{DVCC}/dt = 1 \text{ mV/}\mu\text{s}$, SVMHFP = 0		20	20	
	O/M /- // - -	SVMHE = 0 \rightarrow 1, dV _{DVCC} /dt = 10 mV/ μ s, SVMHFP = 1		12.5		
^I (SVMH)	SVM _H on/off delay time	SVMHE = $0 \rightarrow 1$, $dV_{DVCC}/dt = 1$ mV/ μ s, SVMHFP = 0		100		μs

⁽¹⁾ The SVM_H settings available depend on the VCORE (PMMCOREVx) setting. See the *Power Management Module and Supply Voltage Supervisor* chapter in the *MSP430x5xx/MSP430x6xx Family User's Guide* (SLAU208) on recommended settings and usage.

PMM, SVS Low Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
I _(SVSL)		SVSLE = 0, PMMCOREV = 2		0		nA	
	SVS _L current consumption	SVSLE = 1, PMMCOREV = 2, SVSLFP = 0		200		nA	
		SVSLE = 1, PMMCOREV = 2, SVSLFP = 1		1.5		μΑ	
	CVC	SVSLE = 1, dV _{CORE} /dt = 10 mV/µs, SVSLFP = 1		2.5		μs	
t _{pd(SVSL)}	SVS _L propagation delay	SVSLE = 1, $dV_{CORE}/dt = 1 \text{ mV/}\mu\text{s}$, SVSLFP = 0		20			
t _(SVSL)	CVC an left dalay time	SVSLE = $0 \rightarrow 1$, $dV_{CORE}/dt = 10 \text{ mV/}\mu\text{s}$, SVSLFP = 1 12.5		12.5			
	SVS _L on/off delay time	SVSLE = $0 \rightarrow 1$, $dV_{CORE}/dt = 1$ mV/ μ s, SVSLFP = 0		100		μs	

PMM, SVM Low Side

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
I _(SVML)		SVMLE = 0, PMMCOREV = 2		0		nA	
	SVM _L current consumption	SVMLE= 1, PMMCOREV = 2, SVMLFP = 0		200		nA	
		SVMLE= 1, PMMCOREV = 2, SVMLFP = 1		1.5		μΑ	
t _{pd(SVML)}	SVM _L propagation delay	SVMLE = 1, dV _{CORE} /dt = 10 mV/μs, SVMLFP = 1		2.5		μs	
		SVMLE = 1, $dV_{CORE}/dt = 1 \text{ mV/}\mu\text{s}$, $SVMLFP = 0$		20			
t _(SVML)	SVM _L on/off delay time	SVMLE = $0 \rightarrow 1$, $dV_{CORE}/dt = 10 \text{ mV/}\mu\text{s}$, SVMLFP = 1		12.5		μs	
		SVMLE = $0 \rightarrow 1$, $dV_{CORE}/dt = 1$ mV/ μ s, SVMLFP = 0		100			



Wake-Up From Low Power Modes and Reset

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITION	NS	MIN	TYP	MAX	UNIT
	Wake-up time from LPM2,	PMMCOREV = SVSMLRRL = n	f _{MCLK} ≥ 4.0 MHz		3.5	7.5	
t _{WAKE-UP-FAST}	LPM3, or LPM4 to active mode ⁽¹⁾	(where $n = 0, 1, 2, or 3$), SVSLFP = 1	1.0 MHz < f _{MCLK} < 4.0 MHz	4	4.5	9	μs
twake-up-slow	Wake-up time from LPM2, LPM3 or LPM4 to active mode ⁽²⁾	PMMCOREV = SVSMLRRL = n (where n = 0, 1, 2, or 3), SVSLFP = 0			150	165	μs
t _{WAKE-UP-LPM5}	Wake-up time from LPM4.5 to active mode (3)				2	3	ms
t _{WAKE-UP-RESET}	Wake-up time from RST or BOR event to active mode (3)				2	3	ms

- (1) This value represents the time from the wakeup event to the first active edge of MCLK. The wakeup time depends on the performance mode of the low side supervisor (SVS_L) and low side monitor (SVM_L). Fastest wakeup times are possible with SVS_Land SVM_L in full performance mode or disabled when operating in AM, LPM0, and LPM1. Various options are available for SVS_Land SVM_L while operating in LPM2, LPM3, and LPM4. See the *Power Management Module and Supply Voltage Supervisor* chapter in the MSP430x5xx/MSP430x6xx Family User's Guide (SLAU208).
- (2) This value represents the time from the wakeup event to the first active edge of MCLK. The wakeup time depends on the performance mode of the low side supervisor (SVS_L) and low side monitor (SVM_L). In this case, the SVS_L and SVM_L are in normal mode (low current) mode when operating in AM, LPM0, and LPM1. Various options are available for SVS_L and SVM_L while operating in LPM2, LPM3, and LPM4. See the *Power Management Module and Supply Voltage Supervisor* chapter in the *MSP430x5xx/MSP430x6xx Family User's Guide* (SLAU208).
- (3) This value represents the time from the wakeup event to the reset vector execution.

Timer_A

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f_{TA}	Timer_A input clock frequency	Internal: SMCLK, ACLK, External: TACLK, Duty cycle = 50% ± 10%	1.8 V/3 V			25	MHz
t _{TA,cap}	Timer_A capture timing	All capture inputs, Minimum pulse width required for capture	1.8 V/3 V	20			ns

Timer B

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{TB}	Timer_B input clock frequency	Internal: SMCLK, ACLK, External: TBCLK, Duty cycle = 50% ± 10%	1.8 V/3 V			25	MHz
t _{TB,cap}	Timer_B capture timing	All capture inputs, Minimum pulse width required for capture	1.8 V/3 V	20			ns



USCI (UART Mode) Recommended Operating Conditions

	PARAMETER	CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
fusci	USCI input clock frequency	Internal: SMCLK, ACLK, External: UCLK, Duty cycle = 50% ± 10%				f _{SYSTEM}	MHz
f _{BITCLK}	BITCLK clock frequency (equals baud rate in MBaud)					1	MHz

USCI (UART Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP MAX	UNIT
t _T	UART receive deglitch time (1)		2.2 V	50	600	
	UART receive deglitch time		3 V	50	600	ns

⁽¹⁾ Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To ensure that pulses are correctly recognized their width should exceed the maximum specification of the deglitch time.

USCI (SPI Master Mode) Recommended Operating Conditions

,							_
PARAMETER	CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT	
Tues USCI INDITICION TRADITANCY	Internal: SMCLK, ACLK, Duty cycle = 50% ± 10%				f _{SYSTEM}	MHz	

USCI (SPI Master Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note (1), Figure 11 and Figure 12)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{USCI}	USCI input clock frequency	SMCLK, ACLK, Duty cycle = 50% ± 10%			1	f _{SYSTEM}	MHz
		DMMACODEV 0	1.8 V	55			
	COMI input data actua tima	PMMCOREV = 0	3 V	38			ns
t _{SU,MI}	SOMI input data setup time	DMMCODEV 2	2.4 V	30			
		PMMCOREV = 3	3 V	25			ns
		DMM 400 DEV	1.8 V	0			
$t_{\text{HD,MI}}$	001111	PMMCOREV = 0	3 V	0			ns
	SOMI input data hold time	PMMCOREV = 3	2.4 V	0			
			3 V	0			ns
		UCLK edge to SIMO valid,	1.8 V			20	
	2002	C _L = 20 pF, PMMCOREV = 0	3 V			18	ns
t _{VALID,MO}	SIMO output data valid time (2)	UCLK edge to SIMO valid,	2.4 V			16	
		$C_L = 20 \text{ pF}, PMMCOREV = 3$	3 V			15	ns
		0 00 5 0000000000	1.8 V	-10			
HD,MO	01110	$C_L = 20 \text{ pF}, \text{ PMMCOREV} = 0$	3 V	-8			ns
	SIMO output data hold time (3)		2.4 V	-10			
		$C_L = 20 \text{ pF}, PMMCOREV = 3$	3 V	-8			ns

 $f_{UCxCLK} = 1/2t_{LO/HI} \text{ with } t_{LO/HI} \geq \max(t_{VALID,MO(USCI)} + t_{SU,SI(Slave)}, t_{SU,MI(USCI)} + t_{VALID,SO(Slave)}).$ For the slave's parameters $t_{SU,SI(Slave)}$ and $t_{VALID,SO(Slave)}$ refer to the SPI parameters of the attached slave. Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. See the timing diagrams

in Figure 11 and Figure 12.

Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data on the SIMO output can become invalid before the output changing clock edge observed on UCLK. See the timing diagrams in Figure 11 and Figure 12.






Figure 11. SPI Master Mode, CKPH = 0




Figure 12. SPI Master Mode, CKPH = 1



USCI (SPI Slave Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note (1), Figure 13 and Figure 14)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		DMMCODEV 0	1.8 V	11			
	CTE land time. CTE law to place	PMMCOREV = 0	3 V	8			ns
t _{STE,LEAD}	STE lead time, STE low to clock	DMM400DEV/ 0	2.4 V	7			
		PMMCOREV = 3	3 V	6			ns
		DMMOODEV 0	1.8 V	3			
	OTE leading lead shall to OTE high	PMMCOREV = 0	3 V	3			ns
t _{STE,LAG}	STE lag time, last clock to STE high	DMMCODEV 2	2.4 V	3			
		PMMCOREV = 3	3 V	3			ns
		DMMCODEV 0	1.8 V			66	
	STE access time, STE low to SOMI data	PMMCOREV = 0	3 V			50	ns
t _{STE,ACC}	out	DMM400DEV/ 0	2.4 V			36	
		PMMCOREV = 3	3 V			30	ns
		DMM400DEV/ 0	1.8 V			30	
	STE disable time, STE high to SOMI high	PMMCOREV = 0	3 V			23	ns
	impedance	DIMINOCPELL O	2.4 V			16	
		PMMCOREV = 3	3 V			13	ns
		DMM400DEV/ 0	1.8 V	5			
	OIMO installator action time	PMMCOREV = 0	3 V	5			ns
t _{SU,SI}	SIMO input data setup time	DMM400DEV/ 0	2.4 V	2			
		PMMCOREV = 3	3 V	2			ns
		DIMIOODEN O	1.8 V	5			
	0040	PMMCOREV = 0	3 V	5			ns
t _{HD,SI}	SIMO input data hold time	DMM400DEV/ 0	2.4 V	5			
		PMMCOREV = 3	3 V	5			ns
		UCLK edge to SOMI valid,	1.8 V			76	
	2014	C _L = 20 pF, PMMCOREV = 0	3 V			60	ns
t _{VALID} ,SO	SOMI output data valid time ⁽²⁾	UCLK edge to SOMI valid,	2.4 V			44	
		C _L = 20 pF, PMMCOREV = 3	3 V			40	ns
		O OO TE DIMINOODEW O	1.8 V	18			
	COMI sustant data hald the (3)	$C_L = 20 \text{ pF}, \text{ PMMCOREV} = 0$	3 V	12			ns
t _{HD,SO}	SOMI output data hold time (3)		2.4 V	10			
		$C_L = 20 \text{ pF}, PMMCOREV = 3$	3 V	8			ns

 ⁽¹⁾ f_{UCXCLK} = 1/2t_{LO/HI} with t_{LO/HI} ≥ max(t_{VALID,MO(Master)} + t_{SU,SI(USCI)}, t_{SU,MI(Master)} + t_{VALID,SO(USCI)}).
 For the master's parameters t_{SU,MI(Master)} and t_{VALID,MO(Master)} refer to the SPI parameters of the attached slave.
 (2) Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge. See the timing diagrams

in Figure 11 and Figure 12.

Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. See the timing diagrams in Figure 11 and Figure 12.






Figure 13. SPI Slave Mode, CKPH = 0




Figure 14. SPI Slave Mode, CKPH = 1



USCI (I2C Mode)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP MAX	UNIT
f _{USCI}	USCI input clock frequency	Internal: SMCLK, ACLK External: UCLK Duty cycle = 50% ± 10%			f _{SYSTEM}	MHz
f _{SCL}	SCL clock frequency		2.2 V/3 V	0	400	kHz
	Lield time (repeated) CTART	f _{SCL} ≤ 100 kHz	2 2 1/2 1/	4.0		
t _{HD,STA}	Hold time (repeated) START	f _{SCL} > 100 kHz	2.2 V/3 V	0.6		μs
	Cotion times for a remonted CTART	f _{SCL} ≤ 100 kHz	0.0.1/0.1/	4.7		
t _{SU,STA}	Setup time for a repeated START	f _{SCL} > 100 kHz	2.2 V/3 V	0.6		μs
t _{HD,DAT}	Data hold time		2.2 V/3 V	0		ns
t _{SU,DAT}	Data setup time		2.2 V/3 V	250		ns
	Cotion time a few CTOD	f _{SCL} ≤ 100 kHz	0.0.1/0.1/	4.0		
t _{SU,STO}	Setup time for STOP	f _{SCL} > 100 kHz	2.2 V/3 V	0.6		μs
	Dulan width of anilys averaged by insulfition		2.2 V	50	600	
t _{SP}	Pulse width of spikes suppressed by input filter		3 V	50	600	ns




Figure 15. I2C Mode Timing



12-Bit ADC, Power Supply and Input Range Conditions

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
AV _{CC}	Analog supply voltage	AVCC and DVCC are connected together, AVSS and DVSS are connected together, $V_{(AVSS)} = V_{(DVSS)} = 0 V$		2.2		3.6	٧
$V_{(Ax)}$	Analog input voltage range (2)	All ADC12 analog input pins Ax		0		AV_{CC}	V
	Operating supply current into	5 O MI I-(4)	2.2 V		125	155	
I _{ADC12_A}	Operating supply current into AVCC terminal (3)	$f_{ADC12CLK} = 5.0 \text{ MHz}^{(4)}$	3 V		150	220	μA
Cı	Input capacitance	Only one terminal Ax can be selected at one time	2.2 V		20	25	pF
R _I	Input MUX ON resistance	0 V ≤ V _{Ax} ≤ AVCC		10	200	1900	Ω

- The leakage current is specified by the digital I/O input leakage.
- The analog input voltage range must be within the selected reference voltage range V_{R+} to V_{R-} for valid conversion results. If the reference voltage is supplied by an external source or if the internal reference voltage is used and REFOUT = 1, then decoupling capacitors are required. See REF, External Reference and REF, Built-In Reference.
- The internal reference supply current is not included in current consumption parameter I_{ADC12} A.
- ADC12ON = 1, REFON = 0, SHT0 = 0, SHT1 = 0, ADC12DIV = 0.

12-Bit ADC, Timing Parameters

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
		For specified performance of ADC12 linearity parameters using an external reference voltage or AVCC as reference. ⁽¹⁾		0.45	4.8	5.0	
f _{ADC12CLK}	ADC conversion clock	For specified performance of ADC12 linearity parameters using the internal reference. (2)	2.2 V/3 V	0.45	2.4	4.0	MHz
		For specified performance of ADC12 linearity parameters using the internal reference. (3)		0.45	2.4	2.7	
f _{ADC12OSC}	Internal ADC12 oscillator (4)	ADC12DIV = 0, f _{ADC12CLK} = f _{ADC12OSC}	2.2 V/3 V	4.2	4.8	5.4	MHz
	Communication times	REFON = 0, Internal oscillator, ADC12OSC used for ADC conversion clock	2.2 V/3 V	2.4		3.1	
tCONVERT	Conversion time	External $f_{ADC12CLK}$ from ACLK, MCLK, or SMCLK, ADC12SSEL $\neq 0$			(5)		μs
t _{Sample}	Sampling time	$R_S = 400 \Omega$, $R_I = 1000 \Omega$, $C_I = 20 pF$, $T = [R_S + R_I] \times C_I$ (6)	2.2 V/3 V	1000			ns

⁽¹⁾ REFOUT = 0, external reference voltage: SREF2 = 0, SREF1 = 1, SREF0 = 0. AVCC as reference voltage: SREF2 = 0, SREF1 = 0, SREF0 = 0. The specified performance of the ADC12 linearity is ensured when using the ADC12OSC. For other clock sources, the specified performance of the ADC12 linearity is ensured with f_{ADC12CLK} maximum of 5.0 MHz.

SREF2 = 0, SREF1 = 1, SREF0 = 0, ADC12SR = 0, REFOUT = 1
SREF2 = 0, SREF1 = 1, SREF0 = 0, ADC12SR = 0, REFOUT = 0. The specified performance of the ADC12 linearity is ensured when using the ADC12OSC divided by 2.

The ADC12OSC is sourced directly from MODOSC inside the UCS.

^{13 ×} ADC12DIV × 1/f_{ADC12CLK}

Approximately ten Tau (t) are needed to get an error of less than ±0.5 LSB: $t_{Sample} = \ln(2^{n+1}) \times (R_S + R_I) \times C_I + 800 \text{ ns}$, where n = ADC resolution = 12, R_S = external source resistance



12-Bit ADC, Linearity Parameters Using an External Reference Voltage or AVCC as Reference Voltage

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
г	Integral linearity	1.4 V ≤ dVREF ≤ 1.6 V ⁽²⁾	2.2 V/3 V			±2.0	LSB
E _I	error ⁽¹⁾	1.6 V < dVREF ⁽²⁾	2.2 V/3 V			±1.7	LSB
E _D	Differential linearity error ⁽¹⁾	(2)	2.2 V/3 V			±1.0	LSB
г	Offset error ⁽³⁾	dVREF ≤ 2.2 V ⁽²⁾	2.2 V/3 V		±1.0	±2.0	LSB
Eo	Offset effort ^e	dVREF > 2.2 V ⁽²⁾	2.2 V/3 V		±1.0	±2.0	LSB
E_G	Gain error ⁽³⁾	(2)	2.2 V/3 V		±1.0	±2.0	LSB
_	Total unadjusted	dVREF ≤ 2.2 V ⁽²⁾	2.2 V/3 V		±1.4	±3.5	LSB
E _T	error	dVREF > 2.2 V ⁽²⁾	2.2 V/3 V		±1.4	±3.5	LOD

1) Parameters are derived using the histogram method.

12-Bit ADC, Linearity Parameters Using the Internal Reference Voltage

	PARAMETER	TEST CON	DITIONS ⁽¹⁾	V _{CC}	MIN	TYP	MAX	UNIT
_	Integral	ADC12SR = 0, REFOUT = 1	f _{ADC12CLK} ≤ 4.0 MHz	2.2 V/3 V			±1.7	LSB
Eı	linearity error ⁽²⁾	ADC12SR = 0, REFOUT = 0	f _{ADC12CLK} ≤ 2.7 MHz	2.2 V/3 V			±2.5	LSB
		ADC12SR = 0, REFOUT = 1	f _{ADC12CLK} ≤ 4.0 MHz		-1.0		+2.0	
E_D	Differential linearity error (2)	ADC12SR = 0, REFOUT = 1	f _{ADC12CLK} ≤ 2.7 MHz	2.2 V/3 V	-1.0		+1.5	LSB
	inidanty onto	ADC12SR = 0, REFOUT = 0	f _{ADC12CLK} ≤ 2.7 MHz		-1.0		+2.5	
_	Offset error ⁽³⁾	ADC12SR = 0, REFOUT = 1	f _{ADC12CLK} ≤ 4.0 MHz	2.2 V/3 V		±1.0	±2.0	LSB
Eo	Oliset ellor	ADC12SR = 0, REFOUT = 0	f _{ADC12CLK} ≤ 2.7 MHz	2.2 V/3 V		±1.0	±2.0	LSB
_	Gain error ⁽³⁾	ADC12SR = 0, REFOUT = 1	f _{ADC12CLK} ≤ 4.0 MHz	2.2 V/3 V		±1.0	±2.0	LSB
E _G	Gain endis	ADC12SR = 0, REFOUT = 0	f _{ADC12CLK} ≤ 2.7 MHz	2.2 V/3 V			±1.5% ⁽⁴⁾	VREF
	Total	ADC12SR = 0, REFOUT = 1	f _{ADC12CLK} ≤ 4.0 MHz			±1.4	±3.5	LSB
E _T	unadjusted error	ADC12SR = 0, REFOUT = 0	f _{ADC12CLK} ≤ 2.7 MHz	2.2 V/3 V			±1.5% ⁽⁴⁾	VREF

⁽¹⁾ The internal reference voltage is selected by: SREF2 = 0 or 1, SREF1 = 1, SREF0 = 1. dVREF = V_{R+} - V_{R-}.

⁽²⁾ The external reference voltage is selected by: SREF2 = 0 or 1, SREF1 = 1, SREF0 = 0. dVREF = V_{R+} - V_{R+}, V_{R+} < AVCC, V_{R-} > AVSS. Unless otherwise mentioned, dVREF > 1.5 V. Impedance of the external reference voltage R < 100 Ω and two decoupling capacitors, 10 μF and 100 nF, should be connected to VREF to decouple the dynamic current. See also the MSP430x5xx/MSP430x6xx Family User's Guide (SLAU208).</p>

⁽³⁾ Parameters are derived using a best fit curve.

⁽²⁾ Parameters are derived using the histogram method.

⁽³⁾ Parameters are derived using a best fit curve.

⁽⁴⁾ The gain error and total unadjusted error are dominated by the accuracy of the integrated reference module absolute accuracy. In this mode the reference voltage used by the ADC12_A is not available on a pin.



12-Bit ADC, Temperature Sensor and Built-In V_{MID}⁽¹⁾

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
M	See (2)	ADC12ON = 1, INCH = 0Ah,	2.2 V		680		m)/
V _{SENSOR}	See (-)	$T_A = 0$ °C	3 V		680		mV
T0		ADCASON A INCLL OAK	2.2 V		2.25		mV/°C
TC _{SENSOR}		ADC12ON = 1, $INCH = 0Ah$	3 V		2.25		mv/ C
	Sample time required if	ADC12ON = 1, INCH = 0Ah,	2.2 V	30			
tSENSOR(sample)	channel 10 is selected (3)	Error of conversion result ≤ 1 LSB	3 V	30			μs
	AV _{CC} divider at channel 11, V _{AVCC} factor	ADC12ON = 1, INCH = 0Bh		0.48	0.5	0.52	V _{AVCC}
V_{MID}	AN/ divides at absence 44	ADC420N 4 INCLL ORF	2.2 V	1.06	1.1	1.14	V
	AV _{CC} divider at channel 11	ADC12ON = 1, INCH = 0Bh	3 V	1.44	1.5	1.56	
t _{VMID} (sample)	Sample time required if channel 11 is selected (4)	ADC12ON = 1, INCH = 0Bh, Error of conversion result ≤ 1 LSB	2.2 V/3 V	1000			ns

- (1) The temperature sensor is provided by the REF module. See the REF module parametric, I_{REF+}, regarding the current consumption of the temperature sensor.
- (2) The temperature sensor offset can be as much as ±20°C. A single-point calibration is recommended in order to minimize the offset error of the built-in temperature sensor. The TLV structure contains calibration values for 30°C ± 3°C and 85°C ± 3°C for each of the available reference voltage levels. The sensor voltage can be computed as V_{SENSE} = TC_{SENSOR} * (Temperature, °C) + V_{SENSOR}, where TC_{SENSOR} and V_{SENSOR} can be computed from the calibration values for higher accuracy. See also the MSP430x5xx/MSP430x6xx Family User's Guide (SLAU208).
- (3) The typical equivalent impedance of the sensor is 51 kΩ. The sample time required includes the sensor-on time t_{SENSOR(on)}.
- (4) The on-time t_{VMID(on)} is included in the sampling time t_{VMID(sample)}; no additional on time is needed.




Figure 16. Typical Temperature Sensor Voltage



REF, External Reference

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP MAX	UNIT
V _{eREF+}	Positive external reference voltage input	$V_{eREF+} > V_{REF}/V_{eREF-}$ (2)		1.4	AV_CC	٧
V _{REF-} /V _{eREF-}	Negative external reference voltage input	V _{eREF+} > V _{REF-} /V _{eREF-} (3)		0	1.2	٧
(V _{eREF+} - V _{REF-} /V _{eREF-})	Differential external reference voltage input	V _{eREF+} > V _{REF} _/V _{eREF-} (4)		1.4	AV _{CC}	٧
V _{REF-} /V _{eREF-})	Chatia input purpet	1.4 V \leq V _{eREF+} \leq V _{AVCC} , V _{eREF-} = 0 V, f _{ADC12CLK} = 5 MHz, ADC12SHTx = 1h, Conversion rate 200 ksps	2.2 V/3 V	-26	26	μΑ
IVREF-/VeREF-	Static input current	1.4 V \leq V _{eREF+} \leq V _{AVCC} , V _{eREF-} = 0 V, f _{ADC12CLK} = 5 MHz, ADC12SHTx = 8h, Conversion rate 20 ksps	2.2 V/3 V	-1	1	μΑ
C _{VREF+/-}	Capacitance at V _{REF+/-} terminal			⁽⁵⁾ 10		μF

- (1) The external reference is used during ADC conversion to charge and discharge the capacitance array. The input capacitance, C_i, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy.
- (2) The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
- (3) The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.
- (4) The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.
- (5) Two decoupling capacitors, 10μF and 100nF, should be connected to VREF to decouple the dynamic current required for an external reference source if it is used for the ADC12_A. See also the MSP430x5xx/MSP430x6xx Family User's Guide (SLAU208).



REF, Built-In Reference

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
		REFVSEL = {2} for 2.5 V, REFON = REFOUT = 1, I _{VREF+} = 0 A	3 V	2.4625	2.50	2.5375	
V_{REF+}	Positive built-in reference voltage output	REFVSEL = {1} for 2.0 V, REFON = REFOUT = 1, I _{VREF+} = 0 A	3 V	1.9503	1.98	2.0097	V
		REFVSEL = $\{0\}$ for 1.5 V, REFON = REFOUT = 1, I_{VREF+} = 0 A	2.2 V/ 3 V	1.4677	1.49	1.5124	
	AV _{CC} minimum voltage,	$REFVSEL = \{0\} \text{ for } 1.5 \text{ V}$		2.2			
$AV_{CC(min)}$	Positive built-in reference	REFVSEL = {1} for 2.0 V		2.3			V
	active	REFVSEL = {2} for 2.5 V		2.8			
		ADC12SR = $1^{(4)}$, REFON = 1, REFOUT = 0, REFBURST = 0	3 V		70	100	μA
	Operating supply current into	ADC12SR = 1 ⁽⁴⁾ , REFON = 1, REFOUT = 1, REFBURST = 0	3 V		0.45	0.75	mA
I _{REF+}	AV _{CC} terminal (2) (3)	ADC12SR = $0^{(4)}$, REFON = 1, REFOUT = 0, REFBURST = 0	3 V		210	310	μA
		ADC12SR = $0^{(4)}$, REFON = 1, REFOUT = 1, REFBURST = 0	3 V		0.95	1.7	mA
I _{L(VREF+)}	Load-current regulation, V _{REF+} terminal ⁽⁵⁾	REFVSEL = $(0, 1, 2)$, $I_{VREF+} = +10 \mu AV-1000 \mu A$, $AV_{CC} = AV_{CC \ (min)}$ for each reference level, REFVSEL = $(0, 1, 2)$, REFON = REFOUT = 1				2500	μV/mA
C _{VREF+}	Capacitance at VREF+ terminals	REFON = REFOUT = 1		20		100	pF
TC _{REF+}	Temperature coefficient of built-in reference (6)	I _{VREF+} = 0 A, REFVSEL = (0, 1, 2}, REFON = 1, REFOUT = 0 or 1			30	50	ppm/ °C
PSRR_DC	Power supply rejection ratio (DC)	$\begin{array}{l} AV_{CC} = AV_{CC~(min)} - AV_{CC(max)}, \\ T_A = 25^{\circ}C, \ REFVSEL = (0, 1, 2\}, \ REFON = 1, \\ REFOUT = 0 \ or \ 1 \end{array}$			120	300	μV/V
PSRR_AC	Power supply rejection ratio (AC)	$\begin{array}{l} AV_{CC} = AV_{CC~(min)} - AV_{CC(max)}, \\ T_A = 25^{\circ}C, f = 1~kHz, \Delta Vpp = 100~mV, \\ REFVSEL = \{0,~1,~2\}, ~REFON = 1, \\ REFOUT = 0~or~1 \end{array}$			6.4		mV/V
	Settling time of reference	$\begin{aligned} &AV_{CC} = AV_{CC} \ (min) \ \text{-} \ AV_{CC(max)}, \\ &REFVSEL = \{0,\ 1,\ 2\},\ REFOUT = 0, \\ &REFON = 0 \to 1 \end{aligned}$			75		
t _{SETTLE}	voltage ⁽⁷⁾	$\label{eq:vc} \begin{array}{l} AV_{CC} = AV_{CC~(min)} - AV_{CC(max)}, \\ C_{VREF} = C_{VREF}(max), \\ REFVSEL = \{0,~1,~2\},~REFOUT = 1, \\ REFON = 0 \rightarrow 1 \end{array}$			75		μs

- (1) The reference is supplied to the ADC by the REF module and is buffered locally inside the ADC. The ADC uses two internal buffers, one smaller and one larger for driving the V_{REF+} terminal. When REFOUT = 1, the reference is available at the V_{REF+} terminal, as well as, used as the reference for the conversion and utilizes the larger buffer. When REFOUT = 0, the reference is only used as the reference for the conversion and utilizes the smaller buffer.
- (2) The internal reference current is supplied via terminal AV_{CC}. Consumption is independent of the ADC12ON control bit, unless a conversion is active. REFOUT = 0 represents the current contribution of the smaller buffer. REFOUT = 1 represents the current contribution of the larger buffer without external load.
- (3) The temperature sensor is provided by the REF module. Its current is supplied via terminal AV_{CC} and is equivalent to I_{REF+} with REFON =1 and REFOLIT = 0
- (4) For devices without the ADC12, the parametric with ADC12SR = 0 are applicable.
- (5) Contribution only due to the reference and buffer including package. This does not include resistance due to PCB trace, etc.
- (6) Calculated using the box method: (MAX(-40 to 85°C) MIN(-40 to 85°C)) / MIN(-40 to 85°C)/(85°C (-40°C)).
- (7) The condition is that the error in a conversion started after t_{REFON} is less than ±0.5 LSB. The settling time depends on the external capacitive load when REFOUT = 1.



Comparator B

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage			1.8		3.6	V
			1.8 V			40	
		CBPWRMD = 00	2.2 V		30	50	
I _{AVCC_COMP}	Comparator operating supply current into AV _{CC} . Excludes reference resistor ladder.		3 V		40	65	μΑ
	7.VCC. Excitaces reference register ladder.	CBPWRMD = 01	2.2/3 V		10	30	
		CBPWRMD = 10	2.2/3 V		0.1	0.5	
I _{AVCC_REF}	Quiescent current of local reference voltage amplifier into AVCC	CBREFACC = 1, CBREFLx = 01				22	μΑ
V _{IC}	Common mode input range			0		V _{CC} -1	V
	lanut offect veltoge	CBPWRMD = 00				±20	mV
V _{OFFSET}	Input offset voltage	CBPWRMD = 01, 10				±10	mV
C _{IN}	Input capacitance				5		pF
Б	Series input resistance	ON, switch closed			3	4	kΩ
R _{SIN}	Series input resistance	OFF, switch opened		30			МΩ
		CBPWRMD = 00, CBF = 0				450	ns
t_{PD}	Propagation delay, response time	CBPWRMD = 01, CBF = 0				600	ns
		CBPWRMD = 10, CBF = 0				50	μs
		CBPWRMD = 00, CBON = 1, CBF = 1, CBFDLY = 00		0.35	0.6	1.0	μs
	Description delections the filter cetion	CBPWRMD = 00, CBON = 1, CBF = 1, CBFDLY = 01		0.6	1.0	1.8	μs
t _{PD,filter}	Propagation delay with filter active	CBPWRMD = 00, CBON = 1, CBF = 1, CBFDLY = 10		1.0	1.8	3.4	μs
		CBPWRMD = 00, CBON = 1, CBF = 1, CBFDLY = 11		1.8	3.4	6.5	μs
t _{EN_CMP}	Comparator enable time, settling time	CBON = 0 to CBON = 1 CBPWRMD = 00, 01, 10			1	2	μs
t _{EN_REF}	Resistor reference enable time	CBON = 0 to CBON = 1			1	1.5	μs
V _{CB_REF}	Reference voltage for a given tap	VIN = reference into resistor ladder (n = 0 to 31)			VIN × (n+1) / 32		٧



Flash Memory

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DV _{CC(PGM/ERASE)}	Program and erase supply voltage		1.8		3.6	٧
I _{PGM}	Average supply current from DV _{CC} during program			3	5	mA
I _{ERASE}	Average supply current from DV _{CC} during erase				2	mA
I _{MERASE} , I _{BANK}	Average supply current from DV _{CC} during mass erase or bank erase				2	mA
t _{CPT}	Cumulative program time	See (1)			16	ms
	Program/erase endurance		10 ⁴	10 ⁵		cycles
t _{Retention}	Data retention duration	$T_J = 25^{\circ}C$	100			years
t _{Word}	Word or byte program time	See (2)	64		85	μs
t _{Block, 0}	Block program time for first byte or word	See (2)	49		65	μs
t _{Block, 1-(N-1)}	Block program time for each additional byte or word, except for last byte or word	See (2)	37		49	μs
t _{Block, N}	Block program time for last byte or word	See (2)	55		73	μs
t _{Erase}	Erase time for segment, mass erase, and bank erase (when available)	See (2)	23		32	ms
f _{MCLK,MGR}	MCLK frequency in marginal read mode (FCTL4.MGR0 = 1 or FCTL4. MGR1 = 1)		0		1	MHz

⁽¹⁾ The cumulative program time must not be exceeded when writing to a 128-byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes.

JTAG and Spy-Bi-Wire Interface

	PARAMETER	V _{CC}	MIN	TYP	MAX	UNIT
f _{SBW}	Spy-Bi-Wire input frequency	2.2 V/3 V	0		20	MHz
t _{SBW,Low}	Spy-Bi-Wire low clock pulse length	2.2 V/3 V	0.025		15	μs
t _{SBW, En}	Spy-Bi-Wire enable time, TEST high to acceptance of first clock edge ⁽¹⁾	2.2 V/3 V			1	μs
t _{SBW,Rst}	Spy-Bi-Wire return to normal operation time		15		100	μs
f _{TCK}	TOV input fragues and Aurise ITAC (2)	2.2 V	0		5	MHz
	TCK input frequency, 4-wire JTAG ⁽²⁾		0		10	MHz
R _{internal}	Internal pulldown resistance on TEST	2.2 V/3 V	45	60	80	kΩ

⁽¹⁾ Tools accessing the Spy-Bi-Wire interface need to wait for the t_{SBW,En} time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.

⁽²⁾ These values are hardwired into the flash controller's state machine.

⁽²⁾ f_{TCK} may be restricted to meet the timing requirements of the module selected.



INPUT/OUTPUT SCHEMATICS

Port P1, P1.0 to P1.7, Input/Output With Schmitt Trigger






Table 43. Port P1 (P1.0 to P1.7) Pin Functions

DINI NIA 145 (D4)		FUNCTION	CONTROL B	CONTROL BITS/SIGNALS		
PIN NAME (P1.x)	x		P1DIR.x	P1SEL.x		
P1.0/TA0CLK/ACLK	0	P1.0 (I/O)	I: 0; O: 1	0		
		TAOCLK	0	1		
		ACLK	1	1		
P1.1/TA0.0	1	P1.1 (I/O)	I: 0; O: 1	0		
		TA0.CCI0A	0	1		
		TA0.0	1	1		
P1.2/TA0.1	2	P1.2 (I/O)	I: 0; O: 1	0		
		TA0.CCI1A	0	1		
		TA0.1	1	1		
P1.3/TA0.2	3	P1.3 (I/O)	I: 0; O: 1	0		
		TA0.CCI2A	0	1		
		TA0.2	1	1		
P1.4/TA0.3	4	P1.4 (I/O)	I: 0; O: 1	0		
		TA0.CCI3A	0	1		
		TA0.3	1	1		
P1.5/TA0.4	5	P1.5 (I/O)	I: 0; O: 1	0		
		TA0.CCI4A	0	1		
		TA0.4	1	1		
P1.6/TA1CLK/CBOUT	6	P1.6 (I/O)	I: 0; O: 1	0		
		TA1CLK	0	1		
		CBOUT comparator B	1	1		
P1.7/TA1.0	7	P1.7 (I/O)	I: 0; O: 1	0		
		TA1.CCI0A	0	1		
		TA1.0	1	1		



Port P2, P2.7, Input/Output With Schmitt Trigger




Table 44. Port P2 (P2.7) Pin Functions

DIN NAME (DO v)		FUNCTION	CONTROL BITS/SIGNALS ⁽¹⁾		
PIN NAME (P2.x)	X	FUNCTION	P2DIR.x	P2SEL.x	
P2.7/UCB0STE/UCA0CLK	7	P2.7 (I/O)	I: 0; O: 1	0	
		UCB0STE/UCA0CLK ⁽²⁾ (3)	Х	1	

⁽¹⁾ X = Don't care

⁽²⁾ The pin direction is controlled by the USCI module.

⁽³⁾ UCAOCLK function takes precedence over UCBOSTE function. If the pin is required as UCAOCLK input or output, USCI A0/B0 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.



Port P3, P3.0 to P3.4, Input/Output With Schmitt Trigger




Table 45. Port P3 (P3.0 to P3.4) Pin Functions

DINI NIAME (DO)		FUNCTION	CONTROL BITS/SIGNALS ⁽¹⁾		
PIN NAME (P3.x)	х	FUNCTION	P3DIR.x	P3SEL.x	
P3.0/UCB0SIMO/UCB0SDA	0	P3.0 (I/O)	I: 0; O: 1	0	
		UCB0SIMO/UCB0SDA ⁽²⁾ (3)	X	1	
P3.1/UCB0SOMI/UCB0SCL	1	P3.1 (I/O)	I: 0; O: 1	0	
		UCB0SOMI/UCB0SCL ⁽²⁾ (3)	X	1	
P3.2/UCB0CLK/UCA0STE	2	P3.2 (I/O)	l: 0; O: 1	0	
		UCB0CLK/UCA0STE (2) (4)	X	1	
P3.3/UCA0TXD/UCA0SIMO	3	P3.3 (I/O)	I: 0; O: 1	0	
		UCA0TXD/UCA0SIMO(2)	X	1	
P3.4/UCA0RXD/UCA0SOMI	4	P3.4 (I/O)	I: 0; O: 1	0	
		UCA0RXD/UCA0SOMI(2)	X	1	

X = Don't care

The pin direction is controlled by the USCI module.

⁽³⁾ (4) If the I2C functionality is selected, the output drives only the logical 0 to V_{SS} level.

UCB0CLK function takes precedence over UCA0STE function. If the pin is required as UCB0CLK input or output, USCI A0/B0 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.



Port P4, P4.0 to P4.7, Input/Output With Schmitt Trigger




Table 46. Port P4 (P4.0 to P4.7) Pin Functions

DINI NIAME (D4)		FUNCTION	CONTR	CONTROL BITS/SIGNALS ⁽¹⁾				
PIN NAME (P4.x)	X		P4DIR.x ⁽²⁾	P4SEL.x	P4MAPx			
P4.0/P4MAP0	0	P4.0 (I/O)	I: 0; O: 1	0	Х			
		Mapped secondary digital function	X	1	≤ 30			
P4.1/P4MAP1	1	P4.1 (I/O)	I: 0; O: 1	0	Х			
		Mapped secondary digital function	X	1	≤ 30			
P4.2/P4MAP2	2	P4.2 (I/O)	I: 0; O: 1	0	Х			
		Mapped secondary digital function	X	1	≤ 30			
P4.3/P4MAP3	3	P4.3 (I/O)	I: 0; O: 1	0	Х			
		Mapped secondary digital function	X	1	≤ 30			
P4.4/P4MAP4	4	P4.4 (I/O)	I: 0; O: 1	0	Х			
		Mapped secondary digital function	X	1	≤ 30			
P4.5/P4MAP5	5	P4.5 (I/O)	I: 0; O: 1	0	Х			
		Mapped secondary digital function	X	1	≤ 30			
P4.6/P4MAP6	6	P4.6 (I/O)	I: 0; O: 1	0	Х			
		Mapped secondary digital function	X	1	≤ 30			
P4.7/P4MAP7	7	P4.7 (I/O)	I: 0; O: 1	0	Х			
		Mapped secondary digital function	X	1	≤ 30			

⁽¹⁾ X = Don't care

⁽²⁾ The direction of some mapped secondary functions are controlled directly by the module. See Table 7 for specific direction control information of mapped secondary functions.



Port P5, P5.0 and P5.1, Input/Output With Schmitt Trigger




Table 47. Port P5 (P5.0 and P5.1) Pin Functions

DINI NAME (DE v.)		FUNCTION	CONTROL BITS/SIGNALS ⁽¹⁾			
PIN NAME (P5.x)	X		P5DIR.x	P5SEL.x	REFOUT	
P5.0/A8/VREF+/VeREF+	0	P5.0 (I/O) ⁽²⁾	I: 0; O: 1	0	Х	
		A8/VeREF+ ⁽³⁾	Х	1	0	
		A8/VREF+ ⁽⁴⁾	Х	1	1	
P5.1/A9/VREF-/VeREF-	1	P5.1 (I/O) ⁽²⁾	I: 0; O: 1	0	Х	
		A9/VeREF- ⁽⁵⁾	Х	1	0	
		A9/VREF- ⁽⁶⁾	Х	1	1	

⁽¹⁾ X = Don't care

⁽²⁾ Default condition

⁽³⁾ Setting the P5SEL.0 bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. An external voltage can be applied to VeREF+ and used as the reference for the ADC12_A. Channel A8, when selected with the INCHx bits, is connected to the VREF+/VeREF+ pin.


⁽⁴⁾ Setting the P5SEL.0 bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. The VREF+ reference is available at the pin. Channel A8, when selected with the INCHx bits, is connected to the VREF+/VeREF+ pin.

⁽⁵⁾ Setting the P5SEL.1 bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. An external voltage can be applied to VeREF- and used as the reference for the ADC12_A. Channel A9, when selected with the INCHx bits, is connected to the VREF-/VeREF- pin.

⁽⁶⁾ Setting the P5SEL.1 bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. The VREF- reference is available at the pin. Channel A9, when selected with the INCHx bits, is connected to the VREF-/VeREF- pin.



Port P5, P5.2, Input/Output With Schmitt Trigger





Port P5, P5.3, Input/Output With Schmitt Trigger




Table 48. Port P5 (P5.2, P5.3) Pin Functions

PIN NAME (P5.x)		x FUNCTION	CONTROL BITS/SIGNALS ⁽¹⁾					
	х		P5DIR.x	P5SEL.2	P5SEL.3	XT2BYPASS		
P5.2/XT2IN	2	P5.2 (I/O)	I: 0; O: 1	0	Х	Х		
		XT2IN crystal mode ⁽²⁾	Х	1	Х	0		
		XT2IN bypass mode ⁽²⁾	X	1	Х	1		
P5.3/XT2OUT	3	P5.3 (I/O)	I: 0; O: 1	0	Х	Х		
		XT2OUT crystal mode ⁽³⁾	Х	1	Х	0		
		P5.3 (I/O) ⁽³⁾	X	1	Х	1		


⁽¹⁾ X = Don't care

⁽²⁾ Setting P5SEL.2 causes the general-purpose I/O to be disabled. Pending the setting of XT2BYPASS, P5.2 is configured for crystal mode or bypass mode.

⁽³⁾ Setting P5SEL.2 causes the general-purpose I/O to be disabled in crystal mode. When using bypass mode, P5.3 can be used as general-purpose I/O.



Port P5, P5.4 and P5.5 Input/Output With Schmitt Trigger








Table 49. Port P5 (P5.4 and P5.5) Pin Functions

PIN NAME (P5.x)		FUNCTION	CONTROL BITS/SIGNALS ⁽¹⁾					
	X		P5DIR.x	P5SEL.4	P5SEL.5	XT1BYPASS		
P5.4/XIN	4	P5.4 (I/O)	I: 0; O: 1	0	Х	Х		
		XIN crystal mode ⁽²⁾	Х	1	Х	0		
		XIN bypass mode ⁽²⁾	Х	1	Х	1		
P5.5/XOUT	5	P5.5 (I/O)	I: 0; O: 1	0	Х	Х		
		XOUT crystal mode (3)	X	1	Х	0		
		P5.5 (I/O) ⁽³⁾	Х	1	Х	1		

⁽¹⁾ X = Don't care

⁽²⁾ Setting P5SEL.4 causes the general-purpose I/O to be disabled. Pending the setting of XT1BYPASS, P5.4 is configured for crystal mode or bypass mode.

⁽³⁾ Setting P5SEL.4 causes the general-purpose I/O to be disabled in crystal mode. When using bypass mode, P5.5 can be used as general-purpose I/O.



Port P5, P5.7, Input/Output With Schmitt Trigger




Table 50. Port P5 (P5.7) Pin Functions

DIN NAME (DE v)			,	FUNCTION	CONTROL BITS/SIGNALS		
PIN NAME (P5.x)	X	FUNCTION	P5DIR.x	P5SEL.x			
P5.7/TB0.1	7	TB0.CCI1A	0	1			
		TB0.1	1	1			



Port P6, P6.1 to P6.5, Input/Output With Schmitt Trigger




Table 51. Port P6 (P6.1 to P6.5) Pin Functions


PIN NAME (P6.x)		FUNCTION	CONTI	CONTROL BITS/SIGNALS ⁽¹⁾			
	Х		P6DIR.x	P6SEL.x	CBPD		
P6.1/CB1/(A1)	1	P6.1 (I/O)	I: 0; O: 1	0	0		
		A1	X	1	Х		
		CB1 ⁽²⁾	X	Х	1		
P6.2/CB2/(A2)	2	P6.2 (I/O)	I: 0; O: 1	0	0		
		A2	X	1	Х		
		CB2 ⁽²⁾	X	Х	1		
P6.3/CB3/(A3)	3	P6.3 (I/O)	I: 0; O: 1	0	0		
		A3	X	1	Х		
		CB3 ⁽²⁾	X	Х	1		
P6.4/CB4/(A4)	4	P6.4 (I/O)	I: 0; O: 1	0	0		
		A4	X	1	Х		
		CB4 ⁽²⁾	Х	Х	1		
P6.5/CB5/(A5)	5	P6.5 (I/O)	I: 0; O: 1	0	0		
		A5	X	1	Х		
		CB5 ⁽²⁾	X	Х	1		

⁽¹⁾ X = Don't care

⁽²⁾ Setting the CBPD.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the CBx input pin to the comparator multiplexer with the CBx bits automatically disables output driver and input buffer for that pin, regardless of the state of the associated CBPD.x bit.



Port J, J.0 JTAG pin TDO, Input/Output With Schmitt Trigger or Output



Port J, J.1 to J.3 JTAG pins TMS, TCK, TDI/TCLK, Input/Output With Schmitt Trigger or Output






Table 52. Port PJ (PJ.0 to PJ.3) Pin Functions

PIN NAME (PJ.x)	x	FUNCTION	CONTROL BITS/ SIGNALS ⁽¹⁾
			PJDIR.x
PJ.0/TDO	0	PJ.0 (I/O) ⁽²⁾	I: 0; O: 1
		TDO ⁽³⁾	X
PJ.1/TDI/TCLK	1	PJ.1 (I/O) ⁽²⁾	I: 0; O: 1
		TDI/TCLK ⁽³⁾ (4)	X
PJ.2/TMS	2	PJ.2 (I/O) ⁽²⁾	I: 0; O: 1
		TMS ⁽³⁾ (4)	X
PJ.3/TCK	3	PJ.3 (I/O) ⁽²⁾	I: 0; O: 1
		TCK ⁽³⁾ (4)	X

X = Don't care

Default condition

The pin direction is controlled by the JTAG module.
In JTAG mode, pullups are activated automatically on TMS, TCK, and TDI/TCLK. PJREN.x are do not care.



REVISION HISTORY

REVISION	DESCRIPTION				
SLAS706	Product Preview release				
SLAS706A	Updated Product Preview release				
SLAS706B	Production Data release				





18-Nov-2011

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
MSP430F5340IRGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	
MSP430F5340IRGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	
MSP430F5341IRGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	
MSP430F5341IRGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	
MSP430F5342IRGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	
MSP430F5342IRGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

18-Nov-2011

In no event shall TI's liabili	ty arising out of such information	exceed the total purchase	price of the TI part(s) a	at issue in this document sold by	TI to Customer on an annual basis.



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MO-220.



RGZ (S-PVQFN-N48)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206354-2/R 08/11

NOTE: All linear dimensions are in millimeters



RGZ (S-PVQFN-N48)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Applications

Audio www.ti.com/audio Communications and Telecom www.ti.com/communications **Amplifiers** amplifier.ti.com Computers and Peripherals www.ti.com/computers dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps **Data Converters DLP® Products** www.dlp.com **Energy and Lighting** www.ti.com/energy DSP dsp.ti.com Industrial www.ti.com/industrial Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface interface.ti.com Security www.ti.com/security

Logic Space, Avionics and Defense <u>www.ti.com/space-avionics-defense</u>

Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID <u>www.ti-rfid.com</u>
OMAP Mobile Processors www.ti.com/omap

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

TI E2E Community Home Page <u>e2e.ti.com</u>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated