

SN5490A, '92A, '93A, SN54LS90, 'LS92, 'LS93 SN7490A, '92A, '93A, SN74LS90, 'LS92, 'LS93

Decade, Divide-By-Twelve And Binary Counters

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-six for the '92A and 'LS92, and the divide-by-eight for the '93A and 'LS93. All of these counters have a gated zero reset and the '90A and 'LS90 also have gated set-to-nine inputs for use in BCD nine's complement applications.

To use their maximum count length (decade, divide-by-twelve, or four-bit binary) of these counters, the CKB input is connected to the Q_A output. The input count pulses are applied to CKA input and the outputs are as described in the appropriate function table. A symmetrical divide-by-ten count can be obtained from the '90A or 'LS90 counters by connecting the Q_D output to the CKA input and applying the input count to the CKB input which gives a divide-by-ten square wave at output Q_A .

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - · Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

SN5490A, SN5492A, SN5493A, SN54LS90, SN54LS92, SN54LS93, SN7490A, SN7492A, SN7493A, SN74LS90, SN74LS92, SN74LS93 DECADE, DIVIDE-BY-TWELVE AND BINARY COUNTERS MARCH 1974-REVISED MARCH 1988

90A, 'LS90 . . . Decade Counters '92A, 'LS92 . . . Divide By-Twelve Counters '93A, 'LS93 . . . 4-Bit Binary Counters

TVOCO	TYPICAL
TYPES	POWER DISSIPATIO
'90A	145 mW
'92A, '93A	130 mW
'LS90, 'LS92, 'LS93	45 mW

description

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a threestage binary counter for which the count cycle length is divide-by-five for the '90A and 'LS90, divide-by-six for the '92A and 'LS92, and the divide-by-eight for the '93A and 'LS93.

All of these counters have a gated zero reset and the '90A and 'LS90 also have gated set-to-nine inputs for use in BCD nine's complement applications.

To use their maximum count length (decade, divide-by-twelve, or four-bit binary) of these counters, the CKB input is connected to the QA output. The input count pulses are applied to CKA input and the outputs are as described in the appropriate function table. A symmetrical divide-by-ten count can be obtained from the '90A or 'LS90 counters by connecting the QD output to the CKA input and applying the input count to the CKB input which gives a divide-byten square wave at output QA.

SN5490A, SN54LS90 . . . J OR W PACKAGE SN7490A . . . N PACKAGE SN74LS90 . . . D OR N PACKAGE (TOP VIEW)

скв 🛚	1	U 14	þ	CKA
R0(1)	2	13		NC
R0(2)	3	12	Þ	Q_A
NC 🗆	4	11	Þ	Q_D
Vcc □	5	10	Þ	GND
R9(1) [6	9	ם	Q_{B}
R9(2)	7	8		a_{C}


SN5492A, SN54LS92 . . . J OR W PACKAGE SN7492A . . . N PACKAGE SN74LS92 . . . D OR N PACKAGE (TOP VIEW)


скв □	U14]	CKA
NC 2	13	NC
NC 🗆 3	12	QΑ
NC 4	11D	QΒ
VCC □5	10	GND
RO(1) 🛮 6	9 🗖	QC
R0(2) 🗖 7	8	Q_D


SN5493A, SN54LS93 . . . J OR W PACKAGE SN7493 . . . N PACKAGE SN74LS93 . . . D OR N PACKAGE (TOP VIEW)

כאט בעי	TI-D CKA
СКВ 📮 1	U 14☐ CKA
R0(1) 2	13 NC
R0(2) 🖂 3	12 QA
NC ∐4	11 🗖 🛛 🗗
Vcc ☐5	10 GND
NC ☐e	gΩ [[e
NC 🗖 7	8 ☐ QC

NC-No internal connection







2

TTL Devices

 † These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

SN5490A, '92A, '93A, SN54LS90, 'LS92, 'LS93, SN7490A, '92A, '93A, SN74LS90, 'LS92, 'LS93 DECADE, DIVIDE-BY-TWELVE, AND BINARY COUNTERS

'90A, 'LS90 BCD COUNT SEQUENCE

(See	

COUNT	OUTPUT				
COOM	Qρ	αc	QΒ	QA	
0	L	L	L	L	
1	L	L	L	н	
2	L	L	н	L	
3	L	L	н	н	
4	L	н	Ł	L	
5	L	н	L	н	
6	Ł	н	н	L	
7	L	н	н	н	
8	н	L.	L	Ł	
9	н	L	L	н	

'92A, 'LS92 COUNT SEQUENCE

(See Note C)

COUNT		OUTPUT					
COOM	a_{D}	α_{C}	α_{B}	QA			
0	L	L	L	L			
1	L	L	L	н			
2	L	L	н	L			
3	L	L	н	н			
4	Ł	н	L	L			
5	L	н	L	н			
6	н	L	L	L			
7	н	L	L	н			
8	н	L	н	L			
9	н	L	н	н			
10	н	н	Ł	L			
11	н	Н	L	н			

'92A, 'LS92, '93A, 'LS93 RESET/COUNT FUNCTION TABLE

RESET	OUTPUT				
R ₀₍₁₎	R ₀₍₂₎	QD	αc	α _B	QA
Н	Н	L	L	L	L
L	×	COUNT			
×	L	COUNT			

NOTES: A. Output $\mathbf{Q}_{\mathbf{A}}$ is connected to input CKB for BCD count. B. Output $\mathbf{Q}_{\mathbf{D}}$ is connected to input CKA for bi-quinary

- count.
- C. Output Q_A is connected to input CKB.
- D. H = high level, L = low level, X = irrelevant

'90A, 'LS90 BI-QUINARY (5-2)

(See Note B)					
COUNT	OUTPUT				
COOM	QA	σ_{D}	ac	QB	
0	L	L	L	L	
1	L	L	L	н	
2	L	L	н	L	
3	L	L	н	н	
4	L	н	L	L	
5	н	L	L	L	
6	н	L	L	н	
7	н	L	н	L	
8	н	L	н	н	
9	н	н	L	L	


'90A, 'LS90 RESET/COUNT FUNCTION TABLE


RESET INPUTS			OUTPUT				
R ₀₍₁₎	R ₀₍₂₎	R ₉₍₁₎	Rg(2)	Q_D	αc	QB	QA
Н	н	L	×	L	L	L	L
н	н	×	L	L	L	L	L
X	×	H	н	н	L	L	н
X	L	×	L		СО	UNT	.
L	×	L	х	COUNT			
L	X	×	L	COUNT			
х	L	L	х	COUNT			

'93A, 'LS93 COUNT SEQUENCE

(See Note C)						
COUNT		OUTPUT				
COOM	σ_{D}	σç	QΒ	QA		
0	L	L	L	L		
1	L	Ł	L	н		
2	L	L	н	L		
3	L	L	н	н		
4	L	н	L	L		
5	L	н	L	н		
6	L	н	н	L		
7	L	н	н	н		
8	н	L	L	L		
9	н	L	L	н		
10	н	L	н	L		
11	н	L	н	н		
12	н	н	L	L		
13	н	н	L	н		
14	н	н	н	L		
15	н.	н	н	н		

R9(1) (6) R9(2) (7)






The J and K inputs shown without connection are for reference only and are functionally at a high level. Pin numbers shown in () are for the 'LS93 and '93A and pin numbers shown in () are for the 54L93.


schematics of inputs and outputs

'90A, '92A, '93A



schematics of inputs and outputs (continued)

'LS90, 'LS92, 'LS93



SN5490A, SN5492A, SN5493A, SN7490A, SN7492A, SN7493A DECADE, DIVIDE BY-TWELVE, AND BINARY COUNTERS

absolute maximum ratings over opera	ating free-a	ir temper	ature range	(unless otherwise	e noted)
Supply voltage, V _{CC} (see Note 1)					7 V
Input voltage					5.5 V
Laternamister voltage (con Note 2)					, 5.5 V
Operating free-air temperature range:	SN5490A	SN5492A.	SN5493A .		55 C to 125 C
	SN7490A,	SN7492A,	, SN7493A .		0°C to 70°C
Storage temperature range					05 C to 150 C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple emitter transistor. For these circuits, this rating applies between the two Rg inputs, and for the '90A circuit, it also applies between the two Rg inputs.

recommended operating conditions

		SN549	OA, SN	5492A	SN749	SN7490A, SN7492A			
			SN5493	Α		SN7493	Α	UNIT	
•		MIN	NOM	MAX	MIN	NOM-			
Supply voltage, VCC		4.5	5	5.5	4.75	5		V	
High-level output current, IOH				-800			-800	μΑ	
Low-level output current, IOL				16			16	mA	
	A input	0		32	0		32	MHz	
Count frequency, f _{count} (see Figure 1)	B input	0		16	0		16	191112	
	A input	15			15]	
Pulse width, tw	8 input	30			30			ns	
, also 110 al., 1 _W	Reset inputs	15			15			L	
Reset inactive-state setup time, t _{su}		25			25			ns	
Operating free-air temperature, TA		-55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					Γ	'90A			'92A			'93A		דואט
	PARAMETE	R.	TEST CONDITION	ONST	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	0141
	High-level inpu	t voltage			2			2			2			٧
VIH	Low-level inpu				1		0.8			0.8			8.0	V
VIL_			VCC = MIN, II = -1	12 mA			-1.5			-1.5			1.5	Ţν
VIK_	Input clamp ve	ortage	VCC = MIN, VIH =		_						2.4	3.4		V
٧он	High-level out	put voltage	V _{IL} = 0.8 V, I _{OH} =		2.4	3.4		2.4	3.4		2.4	3.4		L.
VOL	Low-level outp	out voltage	VCC = MIN, VIH =	2 V,		0.2	0.4		0.2	0.4		0.2	0.4	V
VOL	2011-1010-1001	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	V _{1L} = 0.8 V, I _{OL} =	16 mA*										
i ₁	Input current maximum inp		VCC = MAX, V1 = 5	.5 V			1			1			1	mA
	maximum mp	Any reset					40			40			40	1
1	High-level	CKA	VCC = MAX, VI = 2	.4 V			80			80			80	μА
ΙН	input current	CKB	1				120			120			80	_
		Any reset					-1.6			-1.6	l		-1.6	_
	Low-level	CKA	VCC = MAX, VI = 0	0.4 V			-3.2			-3.2			-3.2	m/
ΊŁ	input current	CKB	1				-4.8	\vdash		-4.8			-3.2	1_
	Short-circuit	0.00	1	SN54'	-20		-57	-20		-57	-20		-57	_ m/
los	output curren	t ś	VCC - MAX	SN74'	-18		-57	-18		-57	-18		57	1
Icc	Supply curren		VCC = MAX, See N	ote 3		29	42		26	39		26	39	m/

NOTE 3: I_{CC} is measured with all outputs open, both R₀ inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.



For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

All typical values are at V_{CC} = 5 V, T_A = 25 C.

Not more than one output should be shorted at a time.

Q_A outputs are tested at I_{QL} = 16 mA plus the limit value for I_{1L} for the CKB input. This permits driving the CKB input while maintaining full fan out capability.

SN5490A, SN5492A, SN5493A, SN7490A, SN7492A, SN7493A DECADE, DIVIDE-BY-TWELVE, AND BINARY COUNTERS

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER†	FROM	то	TEST CONDITIONS		'90A			'92A			'93A		UNIT
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
,	CKA	QΑ		32	42		32	42		32	42		MHz
f _{max}	СКВ	ΩB]	16			16			16			IVITIZ
†PLH	CKA	0.			10	16		10	16		10	16	ns
tPHL		QA			12	18		12	18		12	18	113
tPLH	CKA	α _D			32	48		32	48		46	70	ns
tPHL		ав			34	50		34	50		46	70	'''
tPLH	СКВ	ΩB	C _L = 15 pF,		10	16		10	16		10	16	ns
tPHL		GB	R _L = 400 Ω,		14	21		14	21		14	21	113
tPLH	СКВ	α_{C}	See Figure 1		21	32		10	16		21	32	ns
tPHL.	CKB	۵۲			23	35		14	21		23	35	
^t PLH	СКВ	0-]		21	32		21	32	L	34	51	ns
tPHL .		α _D			23	35		23	35		34	51	113
†PHL	Set-to-0	Any			26	40		26	40		26	40	ns
tPLH .	Set-to-9	Q_A, Q_D			20	30							ns
[†] PHL	261-10-8	Q _B , Q _C			26	40							115

[†]fmax = maximum count frequency tpLH = propagation delay time, low-to-high-level output tpHL = propagation delay time, high-to-low-level output

SN54LS90, SN54LS92, SN54LS93, SN74LS90, SN74LS92, SN74LS93 DECADE, DIVIDE-BY-TWELVE, AND BINARY COUNTERS

absolute maximum ratings over operating free-	air temperature range (unless otherwise noteu)
---	--

Supply voltage, VCC (see Note 1)																7 V
Input voltage: R inputs	•		•													7 V
A and B inputs	•		•		•						 					5.5 V
A and B inputs		•	•		•	 •	•	•	•				-5!	s°C	to	125°C
Operating free-air temperature range: SN54LS' Circuits						 •	•	٠	•	•			-	ກ°ດ	: tc	70°C
Operating free-air temperature range. SN9423 Circuits SN74LS' Circuits			•	 •	٠	 •	•	•		•		•		۰۰	**	150°C
Storage temperature range			٠			 	•		•	•			-0:	, ,	to	150 0

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	S	N54LS	90		1		
							UNIT
		N54LS	93	-			UNIT
	MIN	NOM	MAX	MIN	MOM	MAX	
	4.5	5	5.5	4.75	5	5.25	V
			-400			400	μА
			4			8	mA
A input	0		32	0		32	MHz
B input	0		16	0		16	MHZ
A input	15			15			
B input	30			30			ns
Reset inputs	30			30			
	25			25			ns
	-55		125	0		70	°C
	A input B input	A input 0 B input 0 A input 15 B input 30 Reset inputs 30	SN54LSt SN54	4.5 5 5.5 -400 4 4 4 4 4 4 4 4 4	SN54LS92 SN54LS93 SN54LS93	SN54LS92 SN74LS SN74LS SN54LS93 SN74LS SN74LS	SN54LS92 SN74LS92 SN74LS93 SN74LS93

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMET	ED	TES	ST CONDITIONS	;†	_	N54LS9 N54LS9			0	UNIT	
	PARAMET					MIN	MIN TYP# MAX			TYP‡	MAX	
VIH	High-level input	voltage				2			2			V
VIL	Low-level input							0.7	<u></u>		8.0	V
VIK	Input clamp vol		V _{CC} = MIN,	I _t = -18 mA				-1.5			-1.5	V
	High-level outp		V _{CC} = MIN, V _{IL} = V _{IL} max.	V _{IH} = 2 V,		2.5	3.4		2.7	3.4		v
			V _{CC} = MIN,	V _{1H} = 2 V,	IOL = 4 mA¶		0.25	0.4		0.25	0.4	v
VOL	Low-level outpo	ut voltage	VIL = VIL max,	- 111	1 _{OL} = 8 mA¶					0.35	0.5	L.—
	Input current	Any reset	V _{CC} = MAX,	V; = 7 V	102			0.1			0.1	
l _k	at maximum	CKA						0.2			0.2	mA
"	input voltage	СКВ	V _{CC} = MAX,	V _I = 5.5 V				0.4			0.4	
	input voltage	Any reset						20			20	
1	High-level	CKA	VCC = MAX,	$V_1 = 2.7 \text{ V}$				40			40	μА
чн	input current	СКВ						80			80	
		Any reset						-0.4			-0.4	1
1 _{IL}	Low-level	CKA	VCC = MAX,	V _I = 0.4 V				2.4			-2.4	
.11	input current	СКВ	1 "					-3.2	-		-3.2	
1os	Short-circuit or	utput current§	V _{CC} = MAX			-20		-100	-20		100	
.03				Con Nova 2	'LS90		9	15		9	15	⊣ ma
Icc	Supply current		VCC = MAX,	See Note 3	'LS92		9	15	<u> </u>	9	15	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 3: I_{CC} is measured with all outputs open, both R_O inputs grounded following momentary connection to 4,5 V, and all other inputs grounded.



 $[\]ddagger$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

 $[\]S$ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second, \PQ_A outputs are tested at specified I_{OL} plus the limit value of I_{IL} for the CKB input. This permits driving the CKB input while maintaining

SN54LS90, SN54LS92, SN54LS93, SN74LS90, SN74LS92, SN74LS93 DECADE, DIVIDE-BY-TWELVE, AND BINARY COUNTERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMET	TED	TE6	ST CONDITIONS	o†	S	N54LS9	93	S	SN74LS93		
	PARAME	IEK	163	SI CONDITIONS		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
۷ін	High-level inpu	t voltage				2			2			V
VIL	Low-level input	t voltage						0.7			0.8	V
VIK	Input clamp vo	Itage	V _{CC} = MIN,	I _I = -18 mA				-1.5			-1.5	٧
Vон	High-level outp	ut voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, I _{OH} = -400 μA		2.5	3.4		2.7	3.4		v
VOL	Low-level outp	ut voltage	V _{CC} = MIN, V _{IL} = V _{IL} max	V _{1H} = 2 V,	I _{OL} = 4 mA¶		0.25	0.4		0.25	0.4	v
ı.	Input current at maximum	Any reset	V _{CC} = MAX,	V1 = 7 V				0.1			0.1	mA
11	input voltage	CKA or CKB	V _{CC} = MAX,	V ₁ = 5.5 V				0.2			0.2	
	High-level	Any reset	V	V ₁ = 2.7 V				20			20	μА
Ή	input current	CKA or CKB	V _{CC} = MAX,	V1 - 2.7 V				40			80	"^
	Law lawet	Any reset						-0.4			-0.4	
ΉL	Low-level	CKA	V _{CC} = MAX,	V1 = 0.4 V				-2.4			-2.4	mA
	input current	СКВ	l					-1.6			-1.6	<u> </u>
los	Short-circuit or	utput current §	V _{CC} = MAX			-20		-100	-20		-100	mA
Icc	Supply current		VCC = MAX,	See Note 3			9	15		9	15	mA

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER#	FROM	то	TEST CONDITIONS		'LS90			'LS92			'LS93		UNIT
PARAMETER"	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	CKA	QA		32	42		32	42		32	42		MHz
fmax	CKB	Ω _B]	16			16			16			IVITIZ
1PLH	CKA	0.]		10	16		10	16		10	16	ns
¹PHL	1	QΑ			12	18		12	18		12	18	l ns
¹ PLH	CKA	ΩD	1		32	48		32	48		46	70	ns
^t PHL		чь			34	50		34	50		46	70	1 "5
tPLH.	СКВ	α _B	Cլ=15 pF,		10	16		10	16		10	16	ns
tPHL_] CKB	чв	R _L = 2 kΩ		14	21		14	21		14	21	l ns
¹PLH	СКВ	0.0	See Figure 1		21	32		10	16		21	32	
^t PHL	CKB	ac			23	35		14	21		23	35	ns
tPLH .	СКВ	0-]		21	32		21	32		34	51	
^t PHL	CNB	α _D			23	35		23	35		34	51	ns
†PHL	Set-to-0	Any]		26	40		26	40		26	40	ns
[†] PLH	Set-to-9	Q_A, Q_D]		20	30							
tPHL	361-10-9	Q _B , Q _C			26	40							ns

#fmax = maximum count frequency
tpLH = propagation delay time, low-to-high-level output
tpHL = propagation delay time, high-to-low-level output




¹For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions

‡All typical values are at V_{CC} = 5 V, T_A = 25°C.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

¶ Q_A outputs are tested at a specified I_{OL} plus the limit value for I_{1L} for the CKB input. This permits driving the CKB input while maintaining full fan-out capability.


NOTE 3: I_{CC} is measured with all outputs open, both R_O inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.



ſ

SN5490A, SN5492A, SN5493A, SN54LS90, SN54LS92, SN54LS93, SN7490A, SN7492A, SN7493A, SN74LS90, SN74LS92, SN74LS93 DECADE, DIVIDE-BY-TWELVE, AND BINARY COUNTERS

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT

- NOTES: A. Input pulses are supplied by a generator having the following characteristics: for '90A, '92A, '93A, $t_r \le 5$ ns, $t_f \le 5$ ns, PRR = 1 MHz, duty cycle = 50%, $Z_{out} \approx 50$ ohms; for 'LS90, 'LS92, 'LS93, $t_r \le 15$ ns, $t_f \le 5$ ns, PRR = 1 MHz, duty cycle = 50%, $Z_{out} \approx 50$ ohms.
 - B. C_L includes probe and jig capacitance.
 - C. All diodes are 1N3064 or equivalent.

 - Each reset input is tested separately with the other reset at 4.5 V.
 Reference waveforms are shown with dashed lines.
 For '90A, '92A, and '93A; V_{ref} = 1.5 V. For 'LS90, 'LS92, and 'LS93; V_{ref} = 1.3 V.

FIGURE 1B