

VISHA

# Half-Bridge N-Channel MOSFET Driver for DC/DC Conversion

## DESCRIPTION

SiP41105 is a high-speed half-bridge MOSFET driver with adaptive shoot-through protection for use in high frequency, high current, multiphase dc-dc synchronous rectifier buck power supplies. It is designed to operate at switching frequencies up to 1 MHz. The high-side driver is bootstrapped to allow driving N-channel MOSFETs. SiP41105 comes with adaptive shoot-through protection to prevent simultaneous conduction of the external MOSFETs.


The SiP41105 is available in a 16 pin TSSOP PowerPAK<sup>®</sup> package and is specified to operate over the industrial temperature range of - 40 °C to 85 °C.

## FEATURES

- 5 V gate drive
- Undervoltage lockout
- Internal bootstrap diode
- Adaptive shoot-through protection
- Synchronous MOSFET enable
- Shutdown control
- Adjustable highside propagation delay
- Switching frequency up to 1 MHz
- Drive MOSFETs In 4.5 V to 50 V systems

## **APPLICATIONS**

- Multi-phase DC/DC conversion
- High current synchronous buck converters
- High frequency synchronous buck converters
- Asynchronous-to-synchronous adaptations
- Mobile computer DC/DC converters
- Desktop computer DC/DC converters



## FUNCTIONAL BLOCK DIAGRAM

Document Number: 72719 S09-1454-Rev. D, 03-Aug-09

# SiP41105



Vishay Siliconix

ABSOLUTE MAXIMUM RATINGS (all voltages referenced to GND = 0 V)				
Parameter		Limit	Unit	
V <sub>DD</sub> , PWM, <u>SD</u> , EN <sub>SYNC</sub> , DELAY		7		
LX, BOOT		55	V	
BOOT to LX		7		
Storage Temperature		- 40 to 150	O	
Operating Junction Temperature		125	U	
Power Dissipation <sup>a</sup> TSSOP-16 PowerPAK		2.6	W	
Thermal Impedance $(\Theta_{JA})^{a}$	1350P-16 POwerPAK	38	°C/W	

Notes:

a. Device mounted with all leads soldered or welded to PC board.

a. Derate 26.3 mW/°C.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<b>RECOMMENDED OPERATING RANGE</b> (all voltages referenced to GND = 0 V)			
Parameter	Limit	Unit	
V <sub>DD</sub>	4.5 to 5.5	V	
V <sub>BOOT</sub>	4.5 to 50	v	
C <sub>BOOT</sub>	100 nF to 1 μF		
Operating Temperature Range	- 40 to 85	°C	

SPECIFICATION	<b>IS</b> <sup>a</sup>							
			Test Conditions Unless Specified	Limits				
		$V_{DD} = 5 V$ , $V_{BOOT} - V_{LX} = 5 V$ , $C_{LOAD} = 3 nF$						
Parameter Syn		Symbol	$T_A = -40^{\circ}C$ to 85 °C	Min. <sup>a</sup>	Typ. <sup>b</sup>	Max. <sup>a</sup>	Unit	
Power Supplies								
Supply Voltage		V <sub>DD</sub>		4.5		5.5	V	
Quiescent Current		I <sub>DDQ</sub>	$f_{PWM} = 1 \text{ MHz}, C_{LOAD} = 0$		2.4	3.0	mA	
Shutdown Current		I <sub>SD</sub>	SD = low			1	μA	
Reference Voltage			•					
Break-Before-Make <sup>c</sup>		V <sub>BBM</sub>			1		V	
PWM Input		•			•	•		
Input High		V <sub>IH</sub>		4.0		V <sub>DD</sub>	v	
Input Low		V <sub>IL</sub>				0.5	v	
Bias Current		Ι <sub>Β</sub>			± 0.3	± 1	μA	
SD, EN <sub>SYNC</sub> Inputs								
Input High		V <sub>IH</sub>		2.0		V <sub>DD</sub>	v	
Input Low		V <sub>IL</sub>				1.0	v	
Dia Ormani	EN <sub>SYNC</sub>					± 1		
Bias Current SD		I <sub>B</sub>	<u>SD</u> = 5 V		3.5	7	μΑ	
High-Side Undervoltag	ge Lockout							
Threshold V <sub>UVHS</sub>		Rising or falling	2.5	3.35	3.75	V		
Bootstrap Diode			· · ·		•			
Forward Voltage		V <sub>F</sub>	I <sub>F</sub> = 10 mA, T <sub>A</sub> = 25 °C	0.7	0.76	0.82	V	



# SiP41105 Vishay Siliconix

		Test Conditions Unless Specified		Limits		
		$V_{DD} = 5 V, V_{BOOT} - V_{LX} = 5 V, C_{LOAD} = 3 nF$				
Parameter	Symbol	$T_A = -40 \ ^\circ C$ to 85 $\ ^\circ C$	Min. <sup>a</sup>	Typ. <sup>b</sup>	Max. <sup>a</sup>	Unit
MOSFET Drivers						
Llich Cide Drive Current	I <sub>PKH(source)</sub>			0.9		
High-Side Drive Current <sup>c</sup>	I <sub>PKH(sink)</sub>			1.1		А
	I <sub>PKL(source)</sub>			0.8		~
Low-Side Drive Current <sup>c</sup>	I <sub>PKL(sink)</sub>			1.5		
Llich Cide Driver Impedance	R <sub>DH(source)</sub>			2.5	3.8	
High-Side Driver Impedance	R <sub>DH(sink)</sub>			2.2	3.3	0
Low Side Driver Impedance	R <sub>DL(source)</sub>			3.4	5.1	Ω
Low-Side Driver Impedance	R <sub>DL(sink)</sub>	1		1.4	2.1	
High-Side Rise Time	t <sub>rH</sub>	10 % - 90 %		32	40	
High-Side Fall Time	t <sub>fH</sub> 90 % - 10 %			36	45	
	t <sub>d(off)H</sub>	See Timing Waveforms		20		
High-Side Propagation Delay <sup>c</sup>	t <sub>d(on)H</sub>	See Timing Waveforms		30		
Low-Side Rise Time	t <sub>rL</sub>	t <sub>rL</sub> 10 % - 90 %		45	55	ns
Low-Side Fall Time	t <sub>fL</sub>			20	30	
	t <sub>d(off)L</sub>	See Timing Waveforms		30		
Low-Side Propagation Delay <sup>c</sup>	t <sub>d(on)L</sub>	See Timing Waveforms		30		
LX Timer		·				
LX Falling Timeout <sup>c</sup>	t <sub>LX</sub>			420		ns
V <sub>DD</sub> Undervoltage Lockout		· · · · · · · · · · · · · · · · · · ·		•		
Threshold Rising	V <sub>UVLOR</sub>			4.3	4.5	
Threshold Falling	V <sub>UVLOF</sub> 3.7 4.1			V		
Hysteresis				0.4		
Power on Reset Time <sup>c</sup>				2.5		ms
Thermal Shutdown		·				
Temperature	T <sub>SD</sub> Temperature rising 165			°C		
Hysteresis	т <sub>н</sub>	Temperature falling		25		

Notes:


a. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum (- 40 °C to 85 °C).
b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing and are measured at V<sub>CC</sub> = 5 V unless otherwise noted.

c. Guaranteed by design. Add 1.2 ns/pF to  $t_{d(\text{on})\text{H}}$  with external capacitor.

# SiP41105


Vishay Siliconix

## TIMING WAVEFORMS



## PIN CONFIGURATION AND TRUTH TABLE

TSSOP-16 PowerPAK



TRUTH TABLE				
PWM	SD	ENSYNC	OUTL	OUTL
L	Н	L	L	L
н	Н	L	Н	L
L	Н	Н	L	Н
Н	Н	Н	Н	L
Х	L	Х	L	L

ORDERING INFORMATION			
Part Number	Temperature Range	Marking	
SiP41105DQP-T1	- 40 °C to 85 °C	41105	
Eval Kit	Temperature Range		
SiP41105DB	- 40 °C to 85 °C		

PIN DESCRIPTION		
Pin Number	Name	Function
1	NC	No Connection
2	OUT <sub>H</sub>	High-side MOSFET gate drive
3	BOOT	Bootstrap supply for high-side driver. A capacitor connects between BOOT and LX.
4	SD	Shuts down the driver IC
5	PWM	Input signal for the MOSFET drivers
6	DELAY	Connection for the highside delay adjustment capacitor.
7	AGND	Analog Ground
8	PGND	Power Ground
9	NC	No Connection
10	OUTL	Synchronous or low-side MOSFET gate drive
11	V <sub>DD</sub>	+ 5 V supply
12	NC	No Connection
13	NC	No Connection
14	EN <sub>SYNC</sub>	Enables OUT <sub>L</sub> , the driver for the synchronous MOSFET
15	LX	Connection to source of high-side MOSFET, drain of the low-side MOSFET, and the inductor
16	NC	No Connection


Downloaded from Arrow.com.





SiP41105 Vishay Siliconix

## **FUNCTIONAL BLOCK DIAGRAM**



## **DETAILED OPERATION**

## PWM

The PWM pin controls the switching of the external MOSFETs. The driver logic operates in a noninverting configuration. The PWM input stage should be driven by a signal with fast transition times, like those provided by a PWM controller or logic gate, (< 200 ns). The PWM input functions as a logic input and is not intended for applications where a slow changing input voltage is used to generate a switching output when the input switching threshold voltage is reached.

## Low-Side Driver

The supplies for the low-side driver are  $V_{\text{DD}}$  and GND. During shutdown,  $\text{OUT}_{\text{L}}$  is held low.

## **High-Side Driver**

The high-side driver is isolated from the substrate to create a floating high-side driver so that an N-Channel MOSFET can be used for the high-side switch. The supplies for the high-side driver are BOOT and LX. The voltage is supplied by a floating bootstrap capacitor, which is continually recharged by the switching action of the output. During shutdown  $OUT_H$  is held low.

## **Bootstrap Circuit**

The internal bootstrap diode and a bootstrap capacitor form a charge pump that supplies voltage to the BOOT pin. An integrated bootstrap diode replaces the external Schottky diode needed for the bootstrap circuit; only a capacitor is necessary to complete the bootstrap circuit. The bootstrap capacitor is sized according to,

$$C_{BOOT} = (Q_{GATE} / \Delta V_{BOOT - LX}) \times 10$$

where  $Q_{GATE}$  is the gate charge needed to turn on the high-side MOSFET and  $\Delta V_{BOOT}$ - $_{LX}$  is the amount of droop allowed in the bootstrapped supply voltage when the high-side MOSFET is driven high. The bootstrap capacitor value is typically 0.1  $\mu F$  to 1  $\mu F$ . The bootstrap capacitor voltage rating must be greater than  $V_{DD}$ + 5 V to withstand transient spikes and ringing.

## **Shoot-Through Protection**

The external MOSFETs are prevented from conducting at the same time during transitions. Break-before-make circuits monitor the voltages on the LX pin and the  $OUT_L$  pin and control the switching as follows: When the signal on PWM goes low,  $OUT_H$  will go low after an internal propagation delay. After the voltage on LX falls below 1 V by the inductor action, the low-side driver is enabled and  $OUT_L$  goes high after some delay. When the signal on PWM goes high,  $OUT_L$  will go low after an internal propagation delay. After the voltage on  $UT_L$  drops below 1 V the high-side driver is enabled and  $OUT_L$  will go high after an internal propagation delay. After the voltage on  $OUT_L$  drops below 1 V the high-side driver is enabled and  $OUT_H$  will go high after an internal propagation delay. If LX does not drop below 1 V within 400 ns after  $OUT_H$  goes low,  $OUT_L$  is forced high until the next PWM transition.

# SiP41105

## **Vishay Siliconix**

## Delay

The addition of a capacitor between DELAY and GND will increase the propagation delay time for OUTH going high. Delay capacitance may be added to prevent shoot through current in the low-side MOSFET due to the finite time between  $OUT_L$  going low and the continuing conduction of the low-side MOSFET. Choose a MOSFET with lower gate resistance to reduce this effect. If necessary, choose a capacitor value that prevents MOSFET conduction under worst-case temperature and manufacturing conditions. Propagation delay is increased according to the ratio of 1.2 ns/pF.

## Synchronous MOSFET Enable

**TYPICAL CHARACTERISTICS** 

Under light load conditions, efficiency can be increased by disabling the synchronous MOSFET, thus avoiding the gate charge losses of the synchronous MOSFET. When  $EN_{SYNC}$  is low,  $OUT_L$  is forced low. When high, the low-side driver operates normally. ENSYNC should be driven by a 5 V signal.



## Shutdown

The driver enters shutdown mode when  $\overline{SD}$  is low. Shutdown current is less than 1  $\mu A.$ 

## V<sub>DD</sub> Bypass Capacitor

MOSFET drivers draw large peak currents from the supplies when they switch. A local bypass capacitor is required to supply this current and reduce power supply noise. Connect a 1  $\mu$ F ceramic capacitor as close as practical between the V<sub>DD</sub> and GND pins.


## Undervoltage Lockout

Undervoltage lockout prevents control of the circuit until the supply voltages reach valid operating levels. The UVLO circuit forces  $\text{OUT}_L$  and  $\text{OUT}_H$  to low when  $\text{V}_{\text{DD}}$  is below its specified voltage. A separate UVLO forces  $\text{OUT}_H$  low when the voltage between BOOT and LX is below the specified voltage.

## **Thermal Protection**

If the die temperature rises above 165 °C, the thermal protection disables the drivers. The drivers are re-enabled after the die temperature has decreased below 140 °C.


## 50 40 30 DD (mA) 1 MHz 500 kHz 20 200 kHz 10 0 2 3 4 0 5 $C_{LOAD}$ (nF) IDD vs. CLOAD vs. Frequency






SiP41105 Vishay Siliconix





50 s/div Figure 6. EN<sub>SYNC</sub> Delay



50 ns/div Figure 5. PWM Signal vs. HS Gate and LS Gate (Falling)

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?72719">www.vishay.com/ppg?72719</a>.

Document Number: 72719 S09-1454-Rev. D, 03-Aug-09



**Legal Disclaimer Notice** 

Vishay

# Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.