

40V N+P-Channel Enhancement Mode MOSFET

Description

The AP6G04S uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and operation with gate voltages as low as 4.5V. This device is suitable for use as a Battery protection or in other Switching application.

General Features

V_{DS} = 40V I_D =6.3A

 $R_{\text{DS(ON)}} < 37 m \Omega \text{ (} V_{\text{GS}} \text{=} 10 \text{V} \text{ (} \text{Type: } 30 m \Omega \text{)}$

V_{DS} = -40V I_D =-6.1A

 $R_{DS(ON)}$ < 75m Ω @ V_{GS}=-10V (Type: 62m Ω)

Application

Wireless charging

Boost driver


Brushless motor

Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
AP6G04S	SOP-8	AP6G04S XXX YYYY	3000

Absolute Maximum Ratings (Tc=25°C unless otherwise noted)

Cumple of	Devementer	Rating		11
Symbol	Parameter	N-Ch	P-Ch	Units
VDS	Drain-Source Voltage	40	-40	V
Vgs	Gate-Source Voltage	±20	±20	V
ID@TA=25°C	Continuous Drain Current, V _{GS} @ 10V ¹	6.3	-6.1	А
I _D @T _A =70°C	Continuous Drain Current, V _{GS} @ 10V ¹	4.9	-4.8	А
Ідм	Pulsed Drain Current ²	23	-22	А
EAS	Single Pulse Avalanche Energy ³	16.2	39	mJ
las	Avalanche Current	6.8	-6.8	А
P _D @T _A =25°C	Total Power Dissipation ⁴	1.67	1.67	W
Tstg	Storage Temperature Range	-55 to 150	-55 to 150	°C
TJ	Operating Junction Temperature Range -55 to 150 -55 to 150		°C	
Reja	Thermal Resistance Junction-Ambient ¹	75		°C/W
Rejc	Thermal Resistance Junction-Case ¹	30		°C/W







N-Channel Electrical Characteristics (TJ=25 °C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
BVDSS	Drain-Source Breakdown Voltage	V _{GS} =0V , I _D =250uA	40	44		V	
$\triangle BVDSS / \triangle TJ$	BVDSS Temperature Coefficient	Reference to 25° C , I _D =1mA		0.032		V/℃	
RDS(ON)	Static Drain-Source On-Resistance ²	V _{GS} =10V , I _D =4A		30	37	mΩ	
		V _{GS} =4.5V , I _D =3A		40	50		
VGS(th)	Gate Threshold Voltage	V _{GS} =V _{DS} , I _D =250uA 1.0 1.5		2.5	V		
$ riangle V_{GS(th)}$	V _{GS(th)} Temperature Coefficient			-4.5		mV/℃	
IDSS	Drain Course Lealer an Ourset	$V_{\text{DS}}\text{=}32V$, $V_{\text{GS}}\text{=}0V$, $T_{\text{J}}\text{=}25^\circ\!\mathbb{C}$			1	1 5 uA	
1033	Drain-Source Leakage Current	V _{DS} =32V , V _{GS} =0V , TJ=55℃			5		
IGSS	Gate-Source Leakage Current	V_{GS} =±20V , V_{DS} =0V			±100	nA	
gfs	Forward Transconductance	V _{DS} =5V , I _D =4A		8		S	
Rg	Gate Resistance	V _{DS} =0V , V _{GS} =0V , f=1MHz		2.4	4.8	Ω	
Qg	Total Gate Charge (4.5V)			5		nC	
Qgs	Gate-Source Charge	V _{DS} =15V , V _{GS} =4.5V , I _D =3A		1.54			
Qgd	Gate-Drain Charge			1.84			
Td(on)	Turn-On Delay Time			7.8			
Tr	Rise Time	V _{DD} =15V , V _{GS} =10V , R _G =3.3□		2.1		20	
Td(off)	Turn-Off Delay Time	I⊳=1A		29		ns	
T _f	Fall Time			2.1			
Ciss	Input Capacitance			452			
Coss	Output Capacitance	V _{DS} =15V , V _{GS} =0V , f=1MHz		51		pF	
Crss	Reverse Transfer Capacitance			38			
IS	Continuous Source Current ^{1,4}	$V_G=V_D=0V$, Force Current			4.5	Α	
ISM	Pulsed Source Current ^{2,4}				14	А	
VSD	Diode Forward Voltage ²	V _{GS} =0V , I _S =1A , TJ=25℃			1.2	V	
				1			

Note :

1. The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.

2、 The data tested by pulsed , pulse width \leq 300us , duty cycle \leq 2%

3、The power dissipation is limited by 150°C junction temperature

4. The data is theoretically the same as I_D and I_{DM} , in real applications, should be limited by total power dissipation.

N



P-Channel Electrical Characteristics (TJ=25 °C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
BVDSS	Drain-Source Breakdown Voltage	V _{GS} =0V , I _D =-250uA	-40	-44		V
∆BVDSS/∆TJ	BV _{DSS} Temperature Coefficient	Reference to 25°C , I _D =-1mA		-0.018		V/°C
	Static Drain-Source On-Resistance ²	V _{GS} =-10V , I _D =-3A		62	75	50
RDS(ON)	Static Drain-Source On-Resistance-	V _{GS} =-4.5V , I _D =-2A		81	100	mΩ
VGS(th)	Gate Threshold Voltage		-1.0	-1.5	-2.5	V
$ riangle V_{GS(th)}$	V _{GS(th)} Temperature Coefficient	V _{GS} =V _{DS} , I _D =-250uA		2.5		mV/°C
IDSS		V _{DS} =-40V , V _{GS} =0V , T _J =25°C			-1	
1035	Drain-Source Leakage Current	V _{DS} =-40V , V _{GS} =0V , T _J =55°C			-5 uA	uA
IGSS	Gate-Source Leakage Current	V _{GS} =±20V , V _{DS} =0V			±100	nA
gfs	Forward Transconductance	V _{DS} =-5V , I _D =-3A		5.8		S
Qg	Total Gate Charge (-4.5V)			6.4		nC
Qgs	Gate-Source Charge	V _{DS} =-32V , V _{GS} =-4.5V , I _D =- 3A		2.1		
Qgd	Gate-Drain Charge			2.5		
Td(on)	Turn-On Delay Time			4.2		
Tr	Rise Time	V _{DD} =-20V , V _{GS} =-4.5V ,		23		no
Td(off)	Turn-Off Delay Time	R _G =3.3Ω, I _D =-3A		26.8		ns
T _f	Fall Time			20.6		
Ciss	Input Capacitance			620		
Coss	Output Capacitance	V _{DS} =-15V , V _{GS} =0V , f=1MHz		65		pF
Crss	Reverse Transfer Capacitance			53		
IS	Continuous Source Current ^{1,4}				-3.2	А
ISM	Pulsed Source Current ^{2,4}	$V_G=V_D=0V$, Force Current			-16.1	А
VSD	Diode Forward Voltage ²	V _{GS} =0V , I _S =-1A , TJ=25℃			-1	V

Note :

1. The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.

2、The data tested by pulsed , pulse width \leq 300us , duty cycle \leq 2%

 $3\ensuremath{\cdot}$ The power dissipation is limited by $150\ensuremath{\,^{\circ}\!\mathrm{C}}$ junction temperature

 4_{N} The data is theoretically the same as I_D and I_{DM}, in real applications, should be limited by total power dissipation.



40V N+P-Channel Enhancement Mode MOSFET

N-Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.3 Forward Characteristics Of Reverse




Fig.5 Normalized V_{GS(th)} vs. T_J




Fig.2 On-Resistance vs. Gate-Source






Fig.4 Gate-Charge Characteristics




永源微電子科技有限公司



40V N+P-Channel Enhancement Mode MOSFET









40V N+P-Channel Enhancement Mode MOSFET




Fig.3 Forward Characteristics Of Reverse




Fig.5 Normalized $V_{GS(th)}$ vs. $T_{tJ_{CE}}$




Fig.2 On-Resistance vs. G-S Voltage





Fig.4 Gate-Charge Characteristics





40V N+P-Channel Enhancement Mode MOSFET




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform Data and specifications subject to change without notice.

AP6G04S RVE1.0

Charge


Qg


Qgd


Fig.11 Gate Charge Waveform




Package Mechanical Data-SOP-8L







Cumb a l	Dimensions Ir	n Millimeters	Dimensions	In Inches	
Symbol	Min	Max	Min	Max	
А	1.350	1. 750	0.053	0.069	
A1	0.100	0. 250	0.004	0.010	
A2	1.350	1.550	0. 053	0.061	
b	0. 330	0. 510	0.013	0.020	
с	0. 170	0. 250	0.006	0.010	
D	4. 700	5. 100	0. 185	0.200	
E	3.800	4.000	0. 150	0. 157	
E1	5.800	6.200	0. 228	0. 244	
е	1. 270 (BSC)		0. 050 (BSC)		
L	0. 400	1.270	0.016	0.050	
θ	0 °	8°	0 °	8°	



Recommended Minimum Pads.

 $\mathbf{0}$



Attention

1,Any and all APM Microelectronics products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your APM Microelectronics representative nearest you before using any APM Microelectronics products described or contained herein in such applications.

2,APM Microelectronics assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all APM Microelectronics products described or contained herein.

3, Specifications of any and all APM Microelectronics products described or contained here instipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

4, APM Microelectronics Semiconductor CO., LTD. strives to supply high quality high reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.

5, In the event that any or all APM Microelectronics products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

6, No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of APM Microelectronics Semiconductor CO., LTD.

7, Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. APM Microelectronics believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

8, Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the APM Microelectronics product that you Intend to use.

ഥ



AP6G04S

40V N+P-Channel Enhancement Mode MOSFET

Edition	Date	Change
RVE1.0	2018/01/31	Initial release

Copyright Attribution"APM-Microelectronice"