







Texas Instruments

LM61440-Q1 SNVSBE4C – MARCH 2020 – REVISED JUNE 2021

# LM61440-Q1 Automotive 3-V to 36-V, 4-A, Low EMI Synchronous Step-Down Converter

# 1 Features

- AEC-Q100 qualified with the following results:
   Temperature grade 1: -40°C to 150°C, T<sub>J</sub>
- Functional Safety-Capable
  - Documentation available to aid functional safety system design
- Optimized for ultra-low EMI requirements
  - HotRod package minimizes switch node ringing
  - Parallel input path minimizes parasitic inductance
  - Spread spectrum reduces peak emissions
  - Adjustable SW node rise time
  - Designed for automotive applications
  - Supports 42-V automotive load dump
  - ±1% total output regulation accuracy
  - $V_{OUT}$  adjustable from 1 V to 95% of V<sub>IN</sub>
  - 0.3-V dropout with 3-A load (typical)
- High efficiency power conversion at all loads
  - 7-µA no load current at 13.5 V<sub>IN</sub>, 3.3 V<sub>OUT</sub>
  - 83% PFM efficiency at 1-mA, 13.5 V<sub>IN</sub>, 5 V<sub>OUT</sub>
  - External bias option for improved efficiency
- Suitable for scalable power supplies
  - Pin compatible with:
    - LM61460-Q1 (36 V, 6 A, adjustable f<sub>SW</sub>)
    - LM61435-Q1 (36, 3.5 A, adjustable f<sub>SW</sub>)

# 2 Applications

- Automotive infotainment and cluster: head unit, media hub, USB charge, display
- Automotive ADAS and body electronics



Conducted EMI: V<sub>OUT</sub> = 5 V, f<sub>SW</sub> = 2100 kHz

# **3 Description**

The LM61440-Q1 is an automotive-focused, high-performance, DC-DC synchronous step-down converter. With integrated high-side and low-side MOSFETs, up to 4 A of output current is delivered over a wide input range of 3.0 V to 36 V; tolerant of 42 V, easing input surge protection design. The LM61440-Q1 implements soft recovery from dropout eliminating overshoot on the output.

The LM61440-Q1 is specifically designed for minimal EMI. The device incorporates pseudo-random spread spectrum, adjustable SW node rise time, low-EMI VQFN-HR package featuring low switch node ringing, and optimized pinout for ease of use. The switching frequency can be set or synchronized between

200 kHz and 2.2 MHz to avoid noise sensitive frequency bands. In addition the frequency can be selected for improved efficiency at low operating frequency or smaller solution size at high operating frequency.

Auto-mode enables frequency foldback when operating at light loads, allowing an unloaded current consumption of only 7  $\mu$ A (typical) and high light load efficiency. Seamless transition between PWM and PFM modes, along with very low MOSFET ON resistances and an external bias input, ensures exceptional efficiency across the entire load range.

Device Information				
PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)		
LM61440-Q1 VOEN-HR (14)		4 00 mm × 3 50 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



# **Table of Contents**

1 Features	1
2 Applications	1
3 Description	1
4 Revision History	2
5 Description (continued)	2
6 Device Comparison Table	3
7 Pin Configuration and Functions	4
8 Specifications	<mark>5</mark>
8.1 Absolute Maximum Ratings	<mark>5</mark>
8.2 ESD Ratings	<mark>5</mark>
8.3 Recommended Operating Conditions	<mark>5</mark>
8.4 Thermal Information	<mark>6</mark>
8.5 Electrical Characteristics	<mark>6</mark>
8.6 Timing Characteristics	<mark>9</mark>
8.7 Systems Characteristics	10
8.8 Typical Characteristics	11
9 Detailed Description	13
9.1 Overview	13
9.2 Functional Block Diagram	14

9.3 Feature Description	.15
9.4 Device Functional Modes	.23
10 Application and Implementation	30
10.1 Application Information	30
10.2 Typical Application	30
11 Power Supply Recommendations	43
12 Layout	44
12.1 Layout Guidelines	44
12.2 Layout Example	46
13 Device and Documentation Support	.47
13.1 Documentation Support	47
13.2 Receiving Notification of Documentation Updates	47
13.3 Support Resources	47
13.4 Trademarks	47
13.5 Electrostatic Discharge Caution	47
13.6 Glossary	47
14 Mechanical, Packaging, and Orderable	
Information	47

## **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (April 2021) to Revision C (June 2021)	Page
Added EVM thermal resistance.	6
Changes from Revision A (February 2020) to Revision B (April 2021)	Page
Updated the numbering format for tables, figures and cross-references thro	bughout the document1
<ul> <li>Changed R<sub>BIA</sub> from 59 to 58.7.</li> </ul>	
Changed <sub>A IC(top)</sub> from 19 to 26.1	6
• Changed V <sub>EN-ACC</sub> from -8.1/8.1 to -5/5	6
Changes from Revision * (May 2019) to Revision A (February 2020)	Page
Changed device status from Advance Information to Production Data	

# **5** Description (continued)

The LM61440-Q1 is qualified to automotive AEC-Q100 grade 1 and is available in a 14-pin VQFN-HR package with wettable flanks. Electrical characteristics are specified over a junction temperature range of  $-40^{\circ}$ C to +150°C. Find additional resources in the *Related Documentation*.



# 6 Device Comparison Table

DEVICE	ORDERABLE PART NUMBER	REFERENCE PART NUMBER	LIGHT LOAD MODE	SPREAD SPECTRUM	OUTPUT VOLTAGE	SWITCHING FREQUENCY
LM61440-Q1	LM61440AANQRJRRQ1	LM61440AAN-Q1	Auto Mode	No	Adjustable	Adjustable
	LM61440AASQRJRRQ1	LM61440AAS-Q1	Auto Mode	Yes	Adjustable	Adjustable
	LM61440AFSQRJRRQ1	LM61440AFS-Q1	FPWM	Yes	Adjustable	Adjustable



# 7 Pin Configuration and Functions



## Figure 7-1. 14-Pin VQFN-HR RJR Package Top View

## Table 7-1. Pin Functions

PIN		1/0	DESCRIPTION	
NAME	NO.		DESCRIPTION	
BIAS	1	Р	Input to internal LDO. Connect to output voltage point to improve efficiency. Connect an optional high quality 0.1- $\mu$ F to 1- $\mu$ F capacitor from this pin to ground for improved noise immunity. If output voltage is above 12 V, connect this pin to ground.	
vcc	2	0	Internal LDO output. Used as supply to internal control circuits. Do not connect to any external loads. Connect a high-quality 1-µF capacitor from this pin to AGND.	
AGND	3	G	Analog ground for internal circuitry. Feedback and VCC are measured with respect to this pin. Must connect AGND to both PGND1 and PGND2 on PCB.	
FB	4	I	Output voltage feedback input to the internal control loop. Connect to feedback divider tap point for adjustable output voltage. Do not float or connect to ground.	
PGOOD	5	0	Open-drain power-good status output. Pull this pin up to a suitable voltage supply through a current limiting resistor. High = power OK, low = fault. PGOOD output goes low when EN = low, $V_{IN} > 1 V$ .	
RT	6	I/O	Connect this pin to ground through a resistor with value between 5.76 k $\Omega$ and 66.5 k $\Omega$ to set switching frequency between 200 kHz and 2200 kHz. Do not float or connect to ground.	
EN/SYNC	7	I	Precision enable input. High = on, Low = off. Can be connected to VIN. Precision enable allows the pin to be used as an adjustable UVLO. See <i>Section 10</i> . Do not float. EN/SYNC also functions as a synchronization input pin. Used to synchronize the device switching frequency to a system clock. Triggers on rising edge of external clock. A capacitor can be used to AC couple the synchronization signal to this pin. When synchronized to external clock, the device functions in forced PWM and disables the PFM light load efficiency mode. See <i>Section 9</i> .	
VIN1	8	Р	Input supply to the converter. Connect a high-quality bypass capacitor or capacitors from this pin to PGND1. Low impedance connection must be provided to VIN2.	
PGND1	9	G	Power ground to internal low-side MOSFET. Connect to system ground. Low impedance connection must be provided to PGND2. Connect a high-quality bypass capacitor or capacitors from this pin to VIN1.	
SW	10	0	Switch node of the converter. Connect to output inductor.	
PGND2	11	G	Power ground to internal low-side MOSFET. Connect to system ground. Low impedance connection must be provided to PGND1. Connect a high-quality bypass capacitor or capacitors from this pin to VIN2.	
VIN2	12	Р	Input supply to the converter. Connect a high-quality bypass capacitor or capacitors from this pin to PGND2. Low impedance connection must be provided to VIN1.	
RBOOT	13	I/O	Connect to CBOOT through a resistor. This resistance must be between 0 $\Omega$ and open and determines SW node rise time.	
СВООТ	14	I/O	High-side driver upper supply rail. Connect a 100-nF capacitor between SW pin and CBOOT. An internal diode connects to VCC and allows CBOOT to charge while SW node is low.	



# **8 Specifications**

#### 8.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range of -40°C to +150°C (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	MIN	MAX	UNIT
	VIN1, VIN2 to AGND, PGND	-0.3	42	V
	RBOOT to SW	-0.3	5.5	V
	CBOOT to SW	-0.3	5.5	V
	BIAS to AGND, PGND	-0.3	16	V
Input Voltage	EN/SYNC to AGND, PGND	-0.3	42	V
	RT to AGND, PGND	-0.3	5.5	V
	FB to AGND, PGND	-0.3	16	V
	PGOOD to AGND, PGND	0	20	V
	PGND to AGND <sup>(3)</sup>	-1	2	V
	SW to AGND, PGND <sup>(2)</sup>	-0.3	V <sub>IN</sub> +0.3	V
Output voltage	VCC to AGND, PGND	-0.3	5.5	V
Current	PGOOD sink current <sup>(4)</sup>		10	mA
TJ	Junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-40	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) A voltage of 2 V below GND and 2 V above  $V_{IN}$  can appear on this pin for  $\leq$  200 ns with a duty cycle of  $\leq$  0.01%.

(3) This specification applies to voltage durations of 100 ns or less. The maximum D.C. voltage should not exceed ± 0.3 V.

(4) Do not exceed pin's voltage rating.

## 8.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Elect	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> Device HBM Classification Level 2	±2000	V
	Electrostatic discharge	Charged device model (CDM), per AEC Q100-011 Device CDM Classification Level C5	±750	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 8.3 Recommended Operating Conditions

Over the recommended operating junction temperature range of -40°C to 150°C (unless otherwise noted)<sup>(1)</sup>

		MIN	NOM MAX	UNIT
Input voltage	Input voltage range after start-up	3	36	V
Output voltage	Output voltage range for adjustable version <sup>(2)</sup>	1	0.95 * V <sub>IN</sub>	V
Frequency	Frequency adjustment range	200	2200	kHz
Sync frequency	Synchronization frequency range	200	2200	kHz
Load current	Output DC current range <sup>(3)</sup>	0	4	А
Temperature	Operating junction temperature T <sub>J</sub> range	-40	150	°C

(1) Recommended operating conditions indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications, see Electrical Characteristics table.

(2) Under no conditions should the output voltage be allowed to fall below zero volts.

(3) Maximum continuous DC current may be derated when operating with high switching frequency and/or high ambient temperature. See Application section for details.



#### 8.4 Thermal Information

The value of  $R_{\theta JA}$  given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD 51-7, and simulated on a 4-layer JEDEC board. They do not represent the performance obtained in an actual application. For example, with a 4-layer PCB, a  $R_{\Theta JA}$  = 25°C/W can be achieved. For design information see Maximum Ambient Temperature versus Output Current.

		LM61440-Q1	
	THERMAL METRIC <sup>(1)</sup> <sup>(2)</sup>	RJR (QFN)	UNIT
		14 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance (LM61460-Q1 EVM)	25	°C/W
R <sub>θJA</sub>	Junction-to-ambient thermal resistance (JESD 51-7)	58.7	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	26.1	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	19.2	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.4	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	19	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	-	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) The value of R<sub>0JA</sub> given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD 51-7, and simulated on a 4-layer JEDEC board. They do not represent the performance obtained in an actual application.

## **8.5 Electrical Characteristics**

Limits apply over the recommended operating junction temperature range of -40°C to +150°C, unless otherwise stated. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}$ C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply:  $V_{IN} = 13.5$  V. VIN1 shorted to VIN2 =  $V_{IN}$ .  $V_{OUT}$  is converter output voltage.

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNI T
SUPPLY VOLTA	GE AND CURRENT					
V	Input operating voltage <sup>(2)</sup>	Needed to start up	3.95			V
VIN_OPERATE		Once operating	3.0			
VIN_OPERATE_H	Hysteresis <sup>(2)</sup>		·	1		V
	Operating quiescent current (not switching)	V <sub>FB</sub> = +5%, V <sub>BIAS</sub> = 5 V		9	18	μA
I <sub>SD</sub>	Shutdown quiescent current; measured at VIN pin	EN = 0 V, T <sub>J</sub> = 25°C		0.6	6	μA
ENABLE						
V <sub>EN</sub>	Enable input threshold voltage - rising			1.263		V
V <sub>EN-ACC</sub>	Enable input threshold voltage - rising deviation from typical		-5		5	%
V <sub>EN-HYST</sub>	Enable threshold hysteresis as percentage of $V_{EN}$ (TYP)		24	28	32	%
V <sub>EN-WAKE</sub>	Enable wake-up threshold		0.4			V
I <sub>EN</sub>	Enable pin input current	V <sub>IN</sub> = EN = 13.5 V		2.3		nA
V <sub>EN_SYNC</sub>	Edge height necessary to sync using EN/SYNC pin	Rise/fall time <30 ns			2.4	V
LDO - VCC		· · · · ·				
V		V <sub>BIAS</sub> > 3.4 V, CCM Operation <sup>(2)</sup>		3.3		V
<sup>v</sup> cc	internal V <sub>CC</sub> voltage	V <sub>BIAS</sub> = 3.1 V, Non-switching		3.1		v
V <sub>CC_UVLO</sub>	Internal V <sub>CC</sub> input under voltage lock-out	V <sub>CC</sub> rising under voltage threshold		3.6		V



Limits apply over the recommended operating junction temperature range of -40°C to +150°C, unless otherwise stated. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25$ °C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply:  $V_{IN} = 13.5$  V. VIN1 shorted to VIN2 =  $V_{IN}$ .  $V_{OUT}$  is converter output voltage.

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	МАХ	UNI T
V <sub>CC_UVLO_HYST</sub>	Internal V <sub>CC</sub> input under voltage lock-out	Hysteresis below V <sub>CC_UVLO</sub>		1.1		V
FEEDBACK		1				1
V <sub>FB_acc</sub>	Initial reference voltage accuracy	V <sub>IN</sub> = 3.3 V to 36 V, FPWM Mode	-1		1	%
I <sub>FB</sub>	Input current from FB to AGND	Adjustable versions only, FB = 1 V		10		nA
OSCILLATOR			•			
	Minimum adjustable frequency by R <sub>T</sub> or SYNC	RT = 66.5 kΩ	0.18	0.2	0.22	MHz
f <sub>ADJ</sub>	Adjustable frequency by $R_T$ or SYNC with 400 kHz setting	RT = 33.2 kΩ	0.36	0.4	0.44	MHz
	Maximum adjustable frequency by $R_{T}$ or SYNC	RT = 5.76 kΩ	1.98	2.2	2.42	MHz
f <sub>S SS</sub>	Frequency span of spread spectrum operation - largest deviation from center frequency	Spread spectrum active		2		%
f <sub>PSS</sub>	Spread spectrum pattern frequency <sup>(2)</sup>	Spread spectrum active, f <sub>SW</sub> = 2.1 MHz			1.5	Hz
MOSFETS						
R <sub>DS(ON)_HS</sub>	Power switch on-resistance	High side MOSFET R <sub>DS(ON)</sub>		41	82	mΩ
R <sub>DS(ON)_LS</sub>	Power switch on-resistance	Low side MOSFET R <sub>DS(ON)</sub>		21	45	mΩ
V <sub>BOOT_UVLO</sub>	Voltage on CBOOT pin compared to SW which will turn off high-side switch			2.1		v
CURRENT LIMIT	ſS					
I <sub>L-HS</sub>	High side switch current limit <sup>(1)</sup>	Duty cycle approaches 0%	6	7	8.1	А
I <sub>L-LS</sub>	Low side switch current limit		4	4.8	5.4	А
I <sub>L-ZC</sub>	Zero-cross current limit. Positive current direction is out of SW pin	Auto Mode, static measurement		0.25		А
I <sub>L-NEG</sub>	Negative current limit FPWM and SYNC Modes. Positive current direction is out of SW pin.	FPWM operation		-2		A
I <sub>PK_MIN_0</sub>	Minimum peak command in Auto Mode / device current rating	Pulse duration < 100 ns		25		%
I <sub>PK_MIN_100</sub>	Minimum peak command in Auto Mode / device current rating	Pulse duration > 1 μs		12.5		%
VHICCUP	Ratio of FB voltage to in-regulation FB voltage	Not during soft start		40		%
POWER GOOD						
PGD <sub>OV</sub>	PGOOD upper threshold - rising	% of V <sub>OUT</sub> setting	105	107	110	%
PGD <sub>U V</sub>	PGOOD lower threshold - falling	% of V <sub>OUT</sub> setting	92	94	96.5	%
PGD <sub>HYST</sub>	PGOOD upper threshold (rising & falling)	% of V <sub>OUT</sub> setting		1.3		%
VIN(PGD_VALID)	Input voltage for proper PGOOD function		1.0			V

Limits apply over the recommended operating junction temperature range of -40°C to +150°C, unless otherwise stated. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}$ C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply:  $V_{IN} = 13.5$  V. VIN1 shorted to VIN2 =  $V_{IN}$ .  $V_{OUT}$  is converter output voltage.

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNI T
V <sub>PGD(LOW)</sub>		46 μA pullup to PGOOD pin, V <sub>IN</sub> = 1.0 V, EN = 0 V			0.4	
	Low level PGOOD function output voltage	1 mA pullup to PGOOD pin, $V_{IN}$ = 13.5 V, EN = 0 V			0.4	V
		2 mA pullup to PGOOD pin, V <sub>IN</sub> = 13.5 V, EN = 3.3 V			0.4	
R <sub>PGD</sub>		1 mA pullup to PGOOD pin, EN = 0 V		17	40	Ω
		1 mA pullup to PGOOD pin, EN = 3.3 V		40	90	Ω
I <sub>OV</sub>	Pull down current at the SW node under over voltage condition			0.5		mA
THERMAL SHUT	DOWN					
T <sub>SD_R</sub>	Thermal shutdown rising threshold <sup>(2)</sup>		158	168	180	°C
T <sub>SD_HYST</sub>	Thermal shutdown hysteresis <sup>(2)</sup>			10		°C

(1) High side current limit is function of duty factor. High side current limit is highest at small duty factor and less at higher duty factors.

(2) Parameter specified by design, statistical analysis and production testing of correlated parameters.



## 8.6 Timing Characteristics

Limits apply over the recommended operating junction temperature range of -40°C to +150°C, unless otherwise stated. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25$ °C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply:  $V_{IN} = 13.5$  V.

	Parameter	Test Condition	MIN	ТҮР	MAX	UNI T
SWITCH NODE						
t <sub>ON_MIN</sub>	Minimum HS switch on time	Minimum HS switch on time $V_{IN}$ = 20 V, I <sub>OUT</sub> = 2 A, RBOOT short to CBOOT				
t <sub>ON_MAX</sub>	Maximum HS switch on time			9		μs
	Minimum LS switch on time	V <sub>IN</sub> = 4.0 V, I <sub>OUT</sub> = 1 A, RBOOT short to CBOOT		65	85	ns
t <sub>ss</sub>	Time from first SW pulse to $V_{\text{REF}}$ at 90%	V <sub>IN</sub> ≥ 4.2 V	3.5	5	7	ms
t <sub>SS2</sub>	Time from first SW pulse to release of FPWM lockout if output not in regulation	V <sub>IN</sub> ≥ 4.2 V	9.5	13	17	ms
t <sub>W</sub>	Short circuit wait time ("Hiccup" time)		·	80		ms
ENABLE						
t <sub>EN</sub>	Turn-on delay <sup>(1)</sup>	$C_{VCC}$ = 1 µF, time from EN high to first SW pulse if output starts at 0 V		0.7		ms
t <sub>B</sub>	Blanking of EN after rising or falling edges <sup>(1)</sup>		4		28	μs
t <sub>SYNC_EDGE</sub>	Enable sync signal hold time after edge for edge recognition		100			ns
POWER GOOD						
t <sub>PGDFLT(rise)</sub>	Delay time to PGOOD high signal		1.5	2	2.5	ms
t <sub>PGDFLT(fall)</sub>	Glitch filter time constant for PGOOD function		·	120		μs

(1) Parameter specified using design, statistical analysis and production testing of correlated parameters; not tested in production.

## 8.7 Systems Characteristics

The following values are specified by design provided that the component values in the typical application circuit are used. Limits apply over the junction temperature range of -40°C to +150°C, unless otherwise noted. Minimum and Maximum limits are derived using test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}$ C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply:  $V_{IN} = 13.5$  V. VIN1 shorted to VIN2 =  $V_{IN}$ .  $V_{OUT}$  is output setting. *These parameters are not tested in production*.

	PARAMETER	TEST CONDITIONS	MIN	MIN TYP			
EFFICIENCY							
		$V_{OUT} = 5 V$ , $I_{OUT} = 4 A$ , $R_{BOOT} = 0 \Omega$		93			
η <sub>5V_2p1MHz</sub>	Typical 2.1 MHz efficiency			73		%	
		$\begin{array}{ll} V_{OUT} = 3.3 \text{ V}, \text{ I}_{OUT} = 4 \text{ A}, & \text{R}_{BOOT} = \\ 0 \ \Omega \end{array}$		91			
η <sub>3p3V_2p1MHz</sub>	Typical 2.1 MHz efficiency			71		%	
		$V_{OUT} = 5 V$ , $I_{OUT} = 4 A$ , $R_{BOOT} = 0 \Omega$		95			
η <sub>5V_400kHz</sub>	Typical 400 kHz efficiency			76		%	
RANGE OF OP	ERATION						
V <sub>VIN_MIN1</sub>	V <sub>IN</sub> for full functionality at reduced load, after start-up.	V <sub>OUT</sub> set to 3.3 V	3.0			V	
V <sub>VIN_MIN2</sub>	V <sub>IN</sub> for full functionality at 100% of maximum rated load, after start-up.	V <sub>OUT</sub> set to 3.3 V	3.95			V	
	Operating guidecont current <sup>(1)</sup>	$V_{OUT}$ = 3.3 V, $I_{OUT}$ = 0 A, Auto mode, $R_{FBT}$ =1 $M\Omega$	7				
Q-VIN		$V_{OUT}$ = 5 V, $I_{OUT}$ = 0 A, Auto mode, R <sub>FBT</sub> =1 MΩ		10		μΑ	
V	Input to output voltage differential to	$V_{OUT}$ = 3.3 V, $I_{OUT}$ = 4 A, -3% output accuracy at 25°C		0.4		V	
V DROP1	inductor DCR drop	$V_{OUT}$ = 3.3 V, $I_{OUT}$ = 4 A, -3% output accuracy at 125°C		0.55			
V	Input to output voltage differential	$V_{OUT}$ = 3.3 V, $I_{OUT}$ = 4 A, -3% regulation accuracy at 25°C		0.8		V	
VDROP2	DCR drop	$V_{OUT}$ = 3.3 V, $I_{OUT}$ = 4 A, -3% regulation accuracy at 125°C		1.2		V	
D	Maximum switch duty syclo	f <sub>SW</sub> =1.85 MHz		87		%	
DMAX		While in frequency fold back	98			%	
RBOOT							
truer	SW node rise time	$R_{BOOT} = 0 \Omega$ , $I_{OUT} = 2 A (10\% to 80\%)$		2.15		ns	
'KISE		R <sub>BOOT</sub> = 100 Ω, I <sub>OUT</sub> = 2 A (10% to 80%)		2.7		ns	

(1) See detailed description for the meaning of this specification and how it can be calculated.



## 8.8 Typical Characteristics

Unless otherwise specified,  $V_{IN}$  = 13.5 V and  $f_{SW}$  = 400 kHz.



LM61440-Q1 SNVSBE4C – MARCH 2020 – REVISED JUNE 2021







# 9 Detailed Description

## 9.1 Overview

The LM61440-Q1 is a wide input, synchronous peak-current mode buck regulator designed for a wide variety of automotive applications. The regulator can operate over a wide range of switching frequencies including sub-AM band at 400 kHz and above the AM band at 2.1 MHz. This device operates over a wide range of conversion ratios. If minimum on-time or minimum off-time does not support the desired conversion ratio, the frequency is reduced automatically, allowing output voltage regulation to be maintained during input voltage transients with a high operating-frequency setting.

The LM61440-Q1 has been designed for low EMI and is optimized for both above and below AM band operation:

- Meets CISPR25 class 5 standard
- Hotrod<sup>™</sup> package minimizes switch node ringing
- Parallel input path minimizes parasitic inductance
- Spread spectrum reduces peak emissions
- Adjustable SW node rise time

These features together can eliminate shielding and other expensive EMI mitigation measures.

This device is designed to minimize end-product cost and size while operating in demanding automotive environments. The LM61440-Q1 can be set to operate in the range of 200 kHz through 2.2 MHz using its RT pin. Operation at 2.1 MHz allows for the use of small passive components. State-of-the-art current limit function allows the use of the inductors that are optimized for 4-A regulators. In addition, this device has low unloaded current consumption, which is desirable for off-battery, always on applications. The low shutdown current and high maximum operating voltage also allow for the elimination of an external load switch and input transient protection. To further reduce system cost, an advanced PGOOD output is provided, which can often eliminate the use of an external reset or supervisory device.

The LM61440-Q1 devices are AEC-Q100-qualified and have electrical characteristics ensured up to a maximum junction temperature of 150°C.



## 9.2 Functional Block Diagram





#### 9.3 Feature Description

#### 9.3.1 EN/SYNC Uses for Enable and $V_{\rm IN}$ UVLO

Start-up and shutdown are controlled by the EN/SYNC input and V<sub>IN</sub> UVLO. For the device to remain in shutdown mode, apply a voltage below  $V_{EN\_WAKE}$  (0.4 V) to the EN pin. In shutdown mode, the quiescent current drops to 0.6 µA (typical). At a voltage above  $V_{EN\_WAKE}$  and below  $V_{EN}$ , VCC is active and the SW node is inactive. Once the EN voltage is above  $V_{EN}$ , the chip begins to switch normally, provided the input voltage is above 3 V.

The EN/SYNC pin cannot be left floating. The simplest way to enable the operation is to connect the EN/SYNC pin to  $V_{IN}$ , allowing self-start-up of the LM61440-Q1 when  $V_{IN}$  drives the internal VCC above its UVLO level. However, many applications benefit from the employment of an enable divider network as shown in Figure 9-1, which establishes a precision input undervoltage lockout (UVLO). This can be used for sequencing, preventing re-triggering of the device when used with long input cables, or reducing the occurrence of deep discharge of a battery power source. Note that the precision enable threshold,  $V_{EN}$ , has a 8.1% tolerance. Hysteresis must be enough to prevent re-triggering. External logic output of another IC can also be used to drive the EN/SYNC pin, allowing system power sequencing.



Figure 9-1. VIN UVLO Using the EN pin

Resistor values can be calculated using Equation 1. See Section 10.2.2.11 for additional information.

$$R_{ENB} = R_{ENT} \cdot \frac{V_{EN}}{V_{ON} - V_{EN}}$$

(1)

15

#### where

• V<sub>ON</sub> is the desired typical start-up input voltage for the circuit being designed

Note that since the EN/SYNC pin can also be used as an external synchronization clock input. A blanking time,  $t_B$ , is applied to the enable logic after a clock edge is detected. Any logic change within the blanking time is ignored. Blanking time is not applied when the device is in shutdown mode. The blanking time ranges from 4 µs to 28 µs. To effectively disable the output, the EN/SYNC input must stay low for longer than 28 µs.

#### 9.3.2 EN/SYNC Pin Uses for Synchronization

The LM61440-Q1 EN/SYNC pin can be used to synchronize the internal oscillator to an external clock. The internal oscillator can be synchronized by AC coupling a positive clock edge into the EN pin, as shown in Figure 9-2. It is recommended to keep the parallel combination value of  $R_{ENT}$  and  $R_{ENB}$  in the 100-k $\Omega$  range.  $R_{ENT}$  is required for synchronization, but  $R_{ENB}$  can be left unmounted. Switching action can be synchronized to an external clock ranging from 200 kHz to 2.2 MHz. The external clock must be off before start-up to allow proper start-up sequencing.

Copyright © 2021 Texas Instruments Incorporated





## Figure 9-2. Typical Implementation Allowing Synchronization Using the EN Pin

Referring to Figure 9-3, the AC-coupled voltage edge at the EN pin must exceed the SYNC amplitude threshold,  $V_{EN\_SYNC\_MIN}$ , to trip the internal synchronization pulse detector. In addition, the minimum EN/SYNC rising pulse and falling pulse durations must be longer than  $t_{SYNC\_EDGE(MIN)}$  and shorter than the blanking time,  $t_B$ . A 3.3-V or higher amplitude pulse signal coupled through a 1-nF capacitor,  $C_{SYNC}$ , is suggested.





After a valid synchronization signal is applied for 2048 cycles, the clock frequency abruptly changes to that of the applied signal. Also, if the device in use has the spread-spectrum feature, the valid synchronization signal overrides spread spectrum, turning it off, and the clock switches to the applied clock frequency.

#### 9.3.3 Clock Locking

Once a valid synchronization signal is detected, a clock locking procedure is initiated. LM61440-Q1 devices receive this signal over the EN/SYNC pin. After approximately 2048 pulses, the clock frequency completes a smooth transition to the frequency of the synchronization signal without output variation. Note that while the frequency is adjusted suddenly, phase is maintained so the clock cycle that lies between operation at the default frequency and at the synchronization frequency is of intermediate length. This eliminates very long or very short pulses. Once frequency is adjusted, phase is adjusted over a few tens of cycles so that rising synchronization edges correspond to rising SW node pulses. See Figure 9-4.







(2)

#### 9.3.4 Adjustable Switching Frequency

A resistor tied from the device RT pin to AGND is used to set operating frequency. Use Equation 2 or refer to Figure 9-5 for resistor values. Note that a resistor value outside of the recommended range can cause the device to shut down. This prevents unintended operation if RT pin is shorted to ground or left open. Do not apply a pulsed signal to this pin to force synchronization. If synchronization is needed, refer to *Section 9.3.2*.



Figure 9-5. Setting Clock Frequency

#### 9.3.5 PGOOD Output Operation

The PGOOD function is implemented to replace a discrete reset device, reducing BOM count and cost. The PGOOD pin voltage goes low when the feedback voltage is outside of the specified PGOOD thresholds (see Figure 8-8). This can occur in current limit and thermal shutdown, as well as while disabled and during normal start-up. A glitch filter prevents false flag operation for short excursions of the output voltage, such as during line and load transients. Output voltage excursions that are shorter than t<sub>PGDFLT\_FALL</sub> do not trip the power-good flag. Power-good operation can be best understood by referring to Figure 9-6.

The power-good output consists of an open-drain NMOS, requiring an external pullup resistor to a suitable logic supply or  $V_{OUT}$ . When EN is pulled low, the flag output is also forced low. With EN low, power good remains valid as long as the input voltage is  $\geq$  1 V (typical).



Figure 9-6. PGOOD Timing Diagram (Excludes OV Events)



## Table 9-1. Conditions That Cause PGOOD to Signal a Fault (Pull Low)

FAULT CONDITION INITIATED	FAULT CONDITION ENDS (AFTER WHICH t <sub>PGDFLT(rise)</sub> MUST PASS BEFORE PGOOD OUTPUT IS RELEASED) <sup>(1)</sup>
$V_{OUT} < V_{OUT-target} \times PGD_{UV} AND t > t_{PGDFLT(fall)}$	Output voltage in regulation: V <sub>OUT-target</sub> × (PGD <sub>UV</sub> + PGD <sub>HYST</sub> ) < V <sub>OUT</sub> < V <sub>OUT-target</sub> × (PGD <sub>OV</sub> - PGD <sub>HYST</sub> ) (See Figure 8-8)
V <sub>OUT</sub> > V <sub>OUT-target</sub> × PGD <sub>OV</sub> AND t > t <sub>PGDFLT(fall)</sub>	Output voltage in regulation
$T_J > T_{SD_R}$	$T_J < T_{SD_F}$ AND output voltage in regulation
EN < V <sub>EN</sub> Falling	EN > V <sub>EN</sub> Rising AND output voltage in regulation
V <sub>CC</sub> < V <sub>CC_UVLO</sub> - V <sub>CC_UVLO_HYST</sub>	$V_{CC} > V_{CC_UVLO}$ AND output voltage in regulation

(1) As an additional operational check, PGOOD remains low during soft start, defined as until the lesser of either full output voltage reached or t<sub>SS2</sub> has passed since initiation.

#### 9.3.6 Internal LDO, VCC UVLO, and BIAS Input

The VCC pin is the output of the internal LDO used to supply the control circuits of the LM61440-Q1. The nominal output is 3 V to 3.3 V. The BIAS pin is the input to the internal LDO. This input can be connected to  $V_{OUT}$  to provide the lowest possible input supply current. If the BIAS voltage is less than 3.1 V, VIN1 and VIN2 directly powers the internal LDO.

To prevent unsafe operation, VCC has a UVLO that prevents switching if the internal voltage is too low. See  $V_{CC\_UVLO}$  and  $V_{CC\_UVLO\_HYST}$  in *Section 8.5*. Note that these UVLO values and the dropout of the LDO are used to derive minimum  $V_{IN \ OPERATE}$  and  $V_{IN \ OPERATE}$  H values.

#### 9.3.7 Bootstrap Voltage and V<sub>CBOOT-UVLO</sub> (CBOOT Pin)

The driver of the High-Side (HS) switch requires bias higher than  $V_{IN}$ . The capacitor, CBOOT, connected between CBOOT and SW, works as a charge pump to boost voltage on the CBOOT pin to SW + VCC. A boot diode is integrated on the LM61440-Q1 die to minimize external component count. It is recommended that a 100-nF capacitor rated for 10 V or higher is used. The  $V_{BOOT\_UVLO}$  threshold (2.1 V typ.) is designed to maintain proper HS switch operation. If the CBOOT capacitor voltage drops below  $V_{BOOT\_UVLO}$ , then the device initiates a charging sequence, turning on the low-side switch before attempting to turn on the HS switch.

#### 9.3.8 Adjustable SW Node Slew Rate

To allow optimization of EMI with respect to efficiency, the LM61440-Q1 is designed to allow a resistor to select the strength of the driver of the high-side FET during turn on. See Figure 9-7. The current drawn through the RBOOT pin (the dotted loop) is magnified and drawn through from CBOOT (the dashed line). This current is used to turn on the high-side power MOSEFT.





Figure 9-7. Simplified Circuit Showing How RBOOT Functions

With RBOOT short circuited to CBOOT, rise time is very fast. As a result, SW node harmonics do not "roll off" until above 150 MHz. A boot resistor of 100  $\Omega$  corresponds to approximately 2.7-ns SW node rise, and this 100- $\Omega$  boot resistor virtually eliminates SW node overshoot. The slower rise time allows energy in SW node harmonics to roll off near 100 MHz under most conditions. Rolling off harmonics eliminates the need for shielding and common mode chokes in many applications. Note that rise time increases with increasing input voltage. Noise due to stored charge is also greatly reduced with higher RBOOT resistance. Switching with slower slew rate also decreases the efficiency.

## 9.3.9 Spread Spectrum

Spread spectrum is a factory option. To find which devices have spread spectrum enabled, see *Section* 6. The purpose of spread spectrum is to eliminate peak emissions at specific frequencies by spreading these emissions across a wider range of frequencies rather than apart with fixed frequency operation. In most systems containing the LM61440-Q1, low frequency-conducted emissions from the first few harmonics of the switching frequency can be easily filtered. A more difficult design criterion is reduction of emissions at higher harmonics that fall in the FM band. These harmonics often couple to the environment through electric fields around the switch node and inductor. The LM61440-Q1 uses a ±2% spread of frequencies which can spread energy smoothly across the FM and TV bands but is small enough to limit subharmonic emissions below the device switching frequency. Peak emissions at the switching frequency of the part are only reduced slightly, by less than 1 dB, while peaks in the FM band are typically reduced by more than 6 dB.

The LM61440-Q1 uses a cycle-to-cycle frequency hopping method based on a linear feedback shift register (LFSR). This intelligent pseudo-random generator limits cycle-to-cycle frequency changes to limit output ripple. The pseudo-random pattern repeats at less than 1.5 Hz, which is below the audio band.

The spread spectrum is only available while the clock of the LM61440-Q1 devices are free running at their natural frequency. Any of the following conditions overrides spread spectrum, turning it off:

- The clock is slowed during dropout.
- The clock is slowed at light load in auto mode. In FPWM mode, spread spectrum is active even if there is no load.
- At a high input voltage/low output voltage ratio when the device operates at minimum on-time, the internal clock is slowed, disabling spread spectrum. See Section 8.6.
- The clock is synchronized with an external clock.

## 9.3.10 Soft Start and Recovery From Dropout

The LM61440-Q1 uses a reference-based soft start that prevents output voltage overshoots and large inrush currents during start-up. Soft start is triggered by any of the following conditions:



- Power is applied to the VIN pin of the IC, releasing UVLO.
- EN is used to turn on the device.
- Recovery from a hiccup waiting period
- Recovery from shutdown due to overtemperature protection

Once soft start is triggered, the IC takes the following actions:

- The reference used by the IC to regulate output voltage is slowly ramped. The net result is that output voltage takes t<sub>SS</sub> to reach 90% of its desired value.
- Operating mode is set to auto, activating diode emulation. This allows start-up without pulling output low if there is a voltage already present on output.

These actions together provide start-up with limited inrush currents and also allow the use of larger output capacitors and higher loading conditions that cause current to border on current limit during start-up without triggering hiccup. See Soft-Start Operation.



Soft start works with both output voltages starting from 0 V on the left curves, or if there is already voltage on the output, as shown on right. In either case, output voltage must reach within 10% of the desired value  $t_{SS}$  after soft start is initiated. During soft start, FPWM and hiccup are disabled. Both hiccup and FPWM are enabled once output reaches regulation or  $t_{SS2}$ , whichever happens first.

## Figure 9-8. Soft-Start Operation

Any time the output voltage falls more than a few percent, the output voltage ramps up slowly. This condition is called recovery from dropout and differs from soft start in three important ways:

- The reference voltage is set to approximately 1% above what is needed to achieve the existing output voltage.
- Hiccup is allowed if output voltage is less than 0.4 times its set point. Note that during dropout regulation itself, hiccup is inhibited.
- FPWM mode is allowed during recovery from dropout. If the output voltage were to suddenly be pulled up by an external supply, the LM61440-Q1 can pull down on the output.

Despite being called recovery from dropout, this feature is active whenever output voltage drops to a few percent lower than the set point. This primarily occurs under the following conditions:

- Dropout: When there is insufficient input voltage for the desired output voltage to be generated
- Overcurrent: When there is an overcurrent event that is not severe enough to trigger hiccup





Whether output voltage falls due to high load or low input voltage, once the condition that causes output to fall below its set point is removed, the output climbs at the same speed as during start-up. Even though hiccup does not trigger due to dropout, it can, in principle, be triggered during recovery if output voltage is below 0.4 times the output set point for more than 128 clock cycles.



Figure 9-9. Recovery From Dropout



#### 9.3.11 Output Voltage Setting

A feedback resistor divider network between the output voltage and the FB pin is used to set output voltage level. See Figure 9-11.





The LM61440-Q1 uses a 1-V reference voltage for the feedback (FB) pin. The FB pin voltage is regulated by the internal controller to be the same as the reference voltage. The output voltage level is then set by the ratio of the resistor divider. Equation 3 can be used to determine  $R_{FBB}$  for a desired output voltage and a given  $R_{FBT}$ . Usually  $R_{FBT}$  is between 10 k $\Omega$  and 1 M $\Omega$ . 100 k $\Omega$  is recommended for  $R_{FBT}$  for improved noise immunity compared to 1 M $\Omega$  and reduced current consumption compared to lower resistance values.

Copyright © 2021 Texas Instruments Incorporated



 $R_{FBB} = \frac{R_{FBT}}{V_{OUT} - 1}$ 

(3)

In addition, a feedforward capacitor,  $C_{FF}$ , connected in parallel with  $R_{FBT}$  can be required to optimize the transient response.

#### 9.3.12 Overcurrent and Short Circuit Protection

The LM61440-Q1 is protected from overcurrent conditions with cycle-by-cycle current limiting on both the high-side and the low-side MOSFETs.

High-side MOSFET overcurrent protection is implemented by the nature of the peak-current mode control. The HS switch current is sensed when the HS is turned on after a short blanking time. Every switching cycle, the HS switch current is compared to either the minimum of a fixed current set point or the output of the voltage regulation loop minus slope compensation. Because the voltage loop has a maximum value and slope compensation increases with duty cycle, HS current limit decreases with increased duty cycle when duty cycle is above 35%.

When the LS switch is turned on, the switch current is also sensed and monitored. Like the high-side device, the low-side device turns off as commanded by the voltage control loop and low-side current limit. If the LS switch current is higher than  $I_{LS\_Limit}$  at the end of a switching cycle, the switching cycle is extended until the LS current reduces below the limit. The LS switch is turned off once the LS current falls below its limit, and the HS switch is turned on again as long as at least one clock period has passed since the last time the HS device has turned on.



Figure 9-12. Current Limit Waveforms

Since the current waveform assumes values between  $I_{L-HS}$  and  $I_{L-LS}$ , the maximum output current is very close to the average of these two values. Hysteretic control is used and current does not increase as output voltage approaches zero.

The LM61440-Q1 employs hiccup overcurrent protection if there is an extreme overload, and the following conditions are met for 128 consecutive switching cycles:

- Output voltage is below approximately 0.4 times the output voltage set point.
- Greater than t<sub>SS2</sub> has passed since soft start has started; see Section 9.3.10.
- The part is not operating in dropout, which is defined as having minimum off-time controlled duty cycle.

In hiccup mode, the device shuts itself down and attempts to soft start after  $t_W$ . Hiccup mode helps reduce the device power dissipation under severe overcurrent conditions and short circuits. See Figure 9-13.



Once the overload is removed, the device recovers as though in soft start; see Figure 9-14.



## 9.3.13 Thermal Shutdown

Thermal shutdown prevents the device from extreme junction temperatures by turning off the internal switches when the IC junction temperature exceeds 165°C (typical). Thermal shutdown does not trigger below 158°C. After thermal shutdown occurs, hysteresis prevents the device from switching until the junction temperature drops to approximately 155°C. When the junction temperature falls below 155°C (typical), the LM61440-Q1 attempts to soft start.

While the LM61440-Q1 is shut down due to high junction temperature, power continues to be provided to VCC. To prevent overheating due to a short circuit applied to VCC, the LDO that provides power for VCC has reduced current limit while the part is disabled due to high junction temperature. The VCC current limit is reduced to a few milliamperes during thermal shutdown.

## 9.3.14 Input Supply Current

The LM61440-Q1 is designed to have very low input supply current when regulating light loads. This is achieved by powering much of the internal circuitry from the output. The BIAS pin is the input to the LDO that powers the majority of the control circuits. By connecting the BIAS input pin to the output of the regulator, a small amount of current is drawn from the output. This current is reduced at the input by the ratio of V<sub>OUT</sub> / V<sub>IN</sub>.

$$I_{Q_VIN(SW)} = I_{EN} + I_{Q_VIN} \times \left(\frac{1}{\eta_{eff}}\right) + I_{div} \times \left(\frac{\text{Output Voltage}}{\text{Input Voltage} \times \eta_{eff}}\right)$$
(4)

#### where

- $I_{Q,VIN}$  is the current consumed by the operating (switching) buck converter while unloaded.
- $I_Q$  is the current drawn from the V<sub>IN</sub> terminal. See  $I_Q$  in Section 8.5.
- I<sub>EN</sub> is current drawn by the EN terminal. Include this current if EN is connected to VIN. See I<sub>EN</sub> in Section 8.5. Note that this current drops to a very low value if connected to a voltage less than 5 V.
- I<sub>div</sub> is the current drawn by the feedback voltage divider used to set output voltage.
- η<sub>eff</sub> is the light-load efficiency of the buck converter with I<sub>Q\_VIN</sub> removed from the input current of the buck converter. η<sub>eff</sub> = 0.8 is a conservative value that can be used under normal operating conditions.

## 9.4 Device Functional Modes

## 9.4.1 Shutdown Mode

The EN pin provides electrical ON and OFF control of the device. When the EN pin voltage is below 0.4 V, both the converter and the internal LDO have no output voltage and the part is in shutdown mode. In shutdown mode, the quiescent current drops to typically  $0.6 \ \mu$ A.



## 9.4.2 Standby Mode

The internal LDO has a lower EN threshold than the output of the converter. When the EN pin voltage is above 1.1 V (maximum) and below the precision enable threshold for the output voltage, the internal LDO regulates the VCC voltage at 3.3 V typical. The precision enable circuitry is ON once VCC is above its UVLO. The internal power MOSFETs of the SW node remain off unless the voltage on EN pin goes above its precision enable threshold. The LM61440-Q1 also employs UVLO protection. If the VCC voltage is below its UVLO level, the output of the converter is turned off.

#### 9.4.3 Active Mode

The LM61440-Q1 is in active mode whenever the EN pin is above  $V_{EN}$ ,  $V_{IN}$  is high enough to satisfy  $V_{IN\_OPERATE}$ , and no other fault conditions are present. The simplest way to enable the operation is to connect the EN pin to  $V_{IN}$ , which allows self start-up when the applied input voltage exceeds the minimum  $V_{IN\_OPERATE}$ .

In active mode, depending on the load current, input voltage, and output voltage, the LM61440-Q1 is in one of five modes:

- Continuous conduction mode (CCM) with fixed switching frequency when load current is above half of the inductor current ripple.
- Auto Mode Light Load Operation: PFM when switching frequency is decreased at very light load.
- FPWM Mode Light Load Operation: Discontinuous conduction mode (DCM) when the load current is lower than half of the inductor current ripple.
- Minimum on-time: At high input voltage and low output voltages, the switching frequency is reduced to maintain regulation.
- Dropout mode: When switching frequency is reduced to minimize voltage dropout.

## 9.4.3.1 CCM Mode

The following operating description of the LM61440-Q1 refers to Section 9.2 and to the waveforms in Figure 9-15. In CCM, the LM61440-Q1 supplies a regulated output voltage by turning on the internal high-side (HS) and low-side (LS) NMOS switches with varying duty cycle (D). During the HS switch on-time, the SW pin voltage,  $V_{SW}$ , swings up to approximately  $V_{IN}$ , and the inductor current,  $i_L$ , increases with a linear slope. The HS switch is turned off by the control logic. During the HS switch off-time,  $t_{OFF}$ , the LS switch is turned on. Inductor current discharges through the LS switch, which forces the  $V_{SW}$  to swing below ground by the voltage drop across the LS switch. The converter loop adjusts the duty cycle to maintain a constant output voltage. D is defined by the on-time of the HS switch over the switching period:

$$D = T_{ON} / T_{SW}$$

In an ideal buck converter where losses are ignored, D is proportional to the output voltage and inversely proportional to the input voltage:

$$D = V_{OUT} / V_{IN}$$

(6)

(5)





## Figure 9-15. SW Voltage and Inductor Current Waveforms in Continuous Conduction Mode (CCM)

#### 9.4.3.2 Auto Mode - Light Load Operation

The LM61440-Q1 can have two behaviors while lightly loaded. One behavior, called auto mode operation, allows for seamless transition between normal current mode operation while heavily loaded and highly efficient light load operation. The other behavior, called FPWM Mode, maintains full frequency even when unloaded. Which mode the LM61440-Q1 operates in depends on which factory option is employed. See *Section 6* for options. Note that all parts operate in FPWM mode when synchronizing frequency to an external signal.

In auto mode, light load operation is employed in the LM61440-Q1. Light load operation employs two techniques to improve efficiency:

- Diode emulation, which allows DCM operation
- Frequency reduction

Note that while these two features operate together to create excellent light load behavior, they operate independently of each other.

#### 9.4.3.2.1 Diode Emulation

Diode emulation prevents reverse current through the inductor which requires a lower frequency needed to regulate given a fixed peak inductor current. Diode emulation also limits ripple current as frequency is reduced. With a fixed peak current, as output current is reduced to zero, frequency must be reduced to near zero to maintain regulation.





In auto mode, the low-side device is turned off once SW node current is near zero. As a result, once output current is less than half of what inductor ripple would be in CCM, the part operates in DCM which is equivalent to the statement that diode emulation is active.

#### Figure 9-16. PFM Operation

The LM61440-Q1 has a minimum peak inductor current setting while in auto mode. Once current is reduced to a low value with fixed input voltage, on-time is constant. Regulation is then achieved by adjusting frequency. This mode of operation is called PFM mode regulation.

#### 9.4.3.2.2 Frequency Reduction

The LM61440-Q1 reduces frequency whenever output voltage is high. This function is enabled whenever Comp, an internal signal, is low and there is an offset between the regulation set point of FB and the voltage applied to FB. The net effect is that there is larger output impedance while lightly loaded in auto mode than in normal operation. Output voltage must be approximately 1% high when the part is completely unloaded.



In auto mode, once output current drops below approximately 1/10th the rated current of the part, output resistance increases so that output voltage is 1% high while the buck is completely unloaded.

#### Figure 9-17. Steady State Output Voltage versus Output Current in Auto Mode

In PFM operation, a small DC positive offset is required on the output voltage to activate the PFM detector. The lower the frequency in PFM, the more DC offset is needed on  $V_{OUT}$ . If the DC offset on  $V_{OUT}$  is not acceptable, a dummy load at  $V_{OUT}$  or FPWM Mode can be used to reduce or eliminate this offset.



#### 9.4.3.3 FPWM Mode - Light Load Operation

Like auto mode operation, FPWM mode operation during light load operation is selected as a factory option.

In FPWM Mode, frequency is maintained while lightly loaded. To maintain frequency, a limited reverse current is allowed to flow through the inductor. Reverse current is limited by reverse current limit circuitry, see *Section 8.5* for reverse current limit values.



In FPWM mode, Continuous Conduction (CCM) is possible even if I<sub>OUT</sub> is less than half of I<sub>ripple</sub>.

#### Figure 9-18. FPWM Mode Operation

For all devices, in FPWM mode, frequency reduction is still available if output voltage is high enough to command minimum on-time even while lightly loaded, allowing good behavior during faults which involve output being pulled up.

#### 9.4.3.4 Minimum On-time (High Input Voltage) Operation

The LM61440-Q1 continues to regulate output voltage even if the input-to-output voltage ratio requires an on-time less than the minimum on-time of the chip with a given clock setting. This is accomplished using valley current control. At all times, the compensation circuit dictates both a maximum peak inductor current and a maximum valley inductor current. If for any reason, valley current is exceeded, the clock cycle is extended until valley current falls below that determined by the compensation circuit. If the converter is not operating in current limit, the maximum valley current is set above the peak inductor current, preventing valley control from being used unless there is a failure to regulate using peak current only. If the input-to-output voltage ratio is too high, even though current exceeds the peak value dictated by compensation circuit reduces both peak and valley current. Once a low enough current is selected by the compensation circuit, valley current matches that being commanded by the compensation circuit. Under these conditions, the low-side device is kept on and the next clock cycle is prevented from starting until inductor current drops below the desired valley current. Since on-time is fixed at its minimum value, this type of operation resembles that of a device using a Constant On-Time (COT) control scheme; see Valley Current Mode Operation.





In valley control mode, minimum inductor current is regulated, not peak inductor current.

#### Figure 9-19. Valley Current Mode Operation

#### 9.4.3.5 Dropout

Dropout operation is defined as any input-to-output voltage ratio that requires frequency to drop to achieve the required duty cycle. At a given clock frequency, duty cycle is limited by minimum off-time. Once this limit is reached, if clock frequency were maintained, output voltage would fall. Instead of allowing the output voltage to drop, the LM61440-Q1 extends on-time past the end of the clock cycle until needed peak inductor current is achieved. The clock is allowed to start a new cycle once peak inductor current is achieved or once a pre-determined maximum on-time,  $t_{ON\_MAX}$ , of approximately 9 µs passes. As a result, once the needed duty cycle cannot be achieved at the selected clock frequency due to the existence of a minimum off-time, frequency drops to maintain regulation. If input voltage is low enough so that output voltage cannot be regulated even with an on-time of  $t_{ON\_MAX}$ , output voltage drops to slightly below the input voltage,  $V_{DROP1}$ . For additional information on recovery from dropout, reference Recovery From Dropout.



Output voltage and frequency versus input voltage: If there is little difference between input voltage and output voltage setting, the IC reduces frequency to maintain regulation. If input voltage is too low to provide the desired output voltage at approximately 110 kHz, input voltage tracks output voltage.

#### Figure 9-20. Frequency and Output Voltage in Dropout





Switching waveforms while in dropout. Inductor current takes longer than a normal clock to reach the desired peak value. As a result, frequency drops. This frequency drop is limited by  $t_{ON\_MAX}$ .

## Figure 9-21. Dropout Waveforms



## **10** Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## **10.1 Application Information**

The LM61440-Q1 step-down DC-to-DC converter is typically used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 4 A. The following design procedure can be used to select components for the LM61440-Q1.

## **10.2 Typical Application**

Figure 10-1 shows a typical application circuit for the LM61440-Q1. This device is designed to function with a wide range of external components and system parameters. However, the internal compensation is optimized for a certain range of external inductance and output capacitance. As a quick start guide, Table 10-2 provides typical component values for some of the common configurations.



Figure 10-1. Example Application Circuit

#### **10.2.1 Design Requirements**

Table 10-1 provides the parameters for the detailed design procedure example:

DESIGN PARAMETER	EXAMPLE VALUE						
Input voltage	13.5 V (5 V to 36 V)						
Input voltage for constant ${\rm f}_{\rm SW}$	8 V to 18 V						
Output voltage	5 V						
Maximum output current	0 A to 4 A						
Switching frequency	400 kHz						

## Table 10-1. Detailed Design Parameters

f <sub>SW</sub> (kHz)	V <sub>OUT</sub> (V)	L1 (µH)	C <sub>OUT</sub> (RATED)	R <sub>FBT</sub> (kΩ)	R <sub>FBB</sub> (kΩ)	C <sub>BOOT</sub> (μF)	R <sub>BOOT</sub> (Ω)	C <sub>VCC</sub> (μF)	C <sub>FF</sub> (pF)	R <sub>FF</sub> (kΩ)	
2100	3.3	1.5	3 × 22 µF ceramic	100	43.2	0.1	0	1	10	1	
400	3.3	8.2	4 × 22 μF ceramic	100	43.2	0.1	0	1	4.7	1	
2100	5	1.5	2 × 22 µF ceramic	100	24.9	0.1	0	1	22	1	
400	5	8.2	3 × 22 μF ceramic	100	24.9	0.1	0	1	22	1	

 Table 10-2. Typical External Component Values

## 10.2.2 Detailed Design Procedure

The following design procedure applies to Figure 10-1 and Table 10-1.

#### 10.2.2.1 Choosing the Switching Frequency

The choice of switching frequency is a compromise between conversion efficiency and overall solution size. Lower switching frequency implies reduced switching losses and usually results in higher system efficiency. However, higher switching frequency allows for the use of smaller inductors and output capacitors, hence, a more compact design.

When choosing operating frequency, the most important consideration is thermal limitations. This constraint typically dominates frequency selection. See Maximum Ambient Temperature versus Output Current for circuits running at 400 kHz and Maximum Ambient Temperature versus Output Current for circuits running at 2.1 MHz. These curves show how much output current can be supported at a given ambient temperature given these switching frequencies. Note that power dissipation is layout-dependent so while these curves are a good starting point, thermal resistance in any design will be different from the estimates used to generate Maximum Ambient Temperature versus Output Current. The maximum temperature ratings are based on a 100-mm x 80-mm, 4-layer EVM PCB design, LM61460EVM.



Two other considerations are what maximum and minimum input voltage the part must maintain its frequency setting. Since the LM61440-Q1 adjusts its frequency under conditions in which regulation would normally be prevented by minimum on-time or minimum off time, these constraints are only important for input voltages requiring constant frequency operation.

If foldback is undesirable at high input voltage, then use Equation 7:

$$f_{SW} \le \frac{V_{OUT}}{V_{IN}(MAX2) \cdot t_{ON\_MIN}(MAX)}$$

(7)



(8)

If foldback at low input voltage is a concern, use Equation 8:

$$f_{SW} \leq \frac{V_{INeff}(MIN2) - V_{OUT}}{V_{INeff}(MIN2) \cdot t_{OFF\_MIN}(MAX)}$$

where:

- $V_{INeff}(MIN2) = V_{IN}(MIN2) I_{OUT}(MAX) \cdot (R_{DS(ON)_{HS}}(MAX) + DCR(MAX))$
- DCR(MAX) = maximum DCR of the inductor
- t<sub>OFF MIN</sub>(MAX) = see Section 8.5
- R<sub>DS(ON)\_HS</sub>(MAX) = see Section 8.5

The fourth constraint is the rated frequency range of the IC. See  $f_{ADJ}$  in *Section 8.5*. All previously stated constraints (thermal, V<sub>IN</sub>(MAX2), V<sub>IN</sub>(MIN2), and device-specified frequency range) must be considered when selecting frequency.

Many applications require that the AM band can be avoided. These applications tend to operate at either 400 kHz below the AM band or 2.1 MHz above the AM band. In this example, 400 kHz is chosen.

## 10.2.2.2 Setting the Output Voltage

The output voltage of LM61440-Q1 is externally adjustable using a resistor divider network. The range of recommended output voltage is found in *Section 8.3*. The divider network is comprised of R<sub>FBT</sub> and R<sub>FBB</sub>, and closes the loop between the output voltage and the converter. The converter regulates the output voltage by holding the voltage on the FB pin equal to the internal reference voltage, V<sub>REF</sub>. The resistance of the divider is a compromise between excessive noise pickup and excessive loading of the output. Smaller values of resistance reduce noise sensitivity but also reduce the light load efficiency. The recommended value for R<sub>FBT</sub> is 100 k $\Omega$  with a maximum value of 1 M $\Omega$ . If 1 M $\Omega$  is selected for R<sub>FBT</sub>, then a feedforward capacitor must be used across this resistor to provide adequate loop phase margin (see *Section 10.2.2.10*). Once R<sub>FBT</sub> is selected, Equation 3 is used to select R<sub>FBB</sub>. V<sub>REF</sub> is nominally 1 V. For this 5-V example, R<sub>FBT</sub> = 100 k $\Omega$  and R<sub>FBB</sub> = 24.9 k $\Omega$  are chosen.

#### 10.2.2.3 Inductor Selection

The parameters for selecting the inductor are the inductance and saturation current. The inductance is based on the desired peak-to-peak ripple current and is normally chosen to be in the range of 20% to 40% of the maximum output current. Experience shows that the best value for inductor ripple current is 30% of the maximum load current for systems with a fixed input voltage and 25% for systems with a variable input voltage such as the 12 volt battery in a car. Note that when selecting the ripple current for applications with much smaller maximum load than the maximum available from the device, the maximum device current must still be used. Equation 9 can be used to determine the value of inductance. The constant K is the percentage of inductor current ripple. For this example, K = 0.25 was chosen and an inductance of approximately 8.9  $\mu$ H was found. The next standard value of 8.2  $\mu$ H was selected.

$$L = \frac{V_{IN} - V_{OUT}}{f_{SW} \cdot K \cdot I_{OUT}(MAX)} \cdot \frac{V_{OUT}}{V_{IN}}$$

(9)

The saturation current rating of the inductor must be at least as large as the high-side switch current limit,  $I_{L-HS}$  (see *Section 8.5*). This ensures that the inductor does not saturate even during a short circuit on the output. When the inductor core material saturates, the inductance falls to a very low value, causing the inductor current to rise very rapidly. Although the valley current limit,  $I_{L-LS}$ , is designed to reduce the risk of current run-away, a saturated inductor can cause the current to rise to high values very rapidly. This can lead to component damage; do not allow the inductor to saturate. Inductors with a ferrite core material have very hard saturation characteristics, but usually have lower core losses than powdered iron cores. Powdered iron cores exhibit a soft saturation, allowing some relaxation in the current rating of the inductor. However, they have more core losses



(10)

at frequencies typically above 1 MHz. In any case, the inductor saturation current must not be less than the device high-side current limit,  $I_{L-HS}$  (see *Section 8.5*). To avoid subharmonic oscillation, the inductance value must not be less than that given in Equation 10. The maximum inductance is limited by the minimum current ripple required for the current mode control to perform correctly. As a rule-of-thumb, the minimum inductor ripple current must be no less than about 10% of the device maximum rated current under nominal conditions.

$$L \ge 0.5 \cdot \frac{V_{OUT}}{f_{SW}}$$

Equation 10 assumes that this design must operate with input voltage near or in dropout. If minimum operating voltage for this design is high enough to limit duty factor to below 40%, Equation 9 can be used in place of Equation 10.

Note that choosing an inductor that is larger than the minimum inductance calculated using Equation 9 and Equation 10 results in less output capacitance being needed to limit output ripple but more output capacitance being needed to manage large load transients. See *Section 10.2.2.4*.

## 10.2.2.4 Output Capacitor Selection

The value of the output capacitor and its ESR determine the output voltage ripple and load transient performance. The output capacitor is usually determined by the load transient requirements rather than the output voltage ripple. Table 10-3 can be used to find the output capacitor and C<sub>FF</sub> selection for a few common applications. Note that a 1-k $\Omega$  R<sub>FF</sub> can be used in series with C<sub>FF</sub> to further improve noise performance. In this example, improved transient performance is desired giving 2 x 47-µF ceramic as the output capacitor and 22 pF as C<sub>FF</sub>.

FREQUENCY	TRANSIENT	3.3-V OUTPUT	5-V OUTPUT				
	PERFORMANCE	CERAMIC OUTPUT CAPACITANCE	C <sub>FF</sub>	CERAMIC OUTPUT CAPACITANCE	C <sub>FF</sub>		
2.1 MHz	Minimum	3 x 22 µF	10 pF	2 x 22 µF	22 pF		
2.1 MHz	Better Transient	2 x 47 µF	33 pF	3 x 22 µF	33 pF		
400 kHz	Minimum	4 x 22 μF	4.7 pF	3 x 22 µF	10 pF		
400 kHz	Better Transient	5 x 22 µF	33 pF	4 x 22 µF	33 pF		

Table 10-3. Recommended Output Ceramic Capacitors and C<sub>FF</sub> Values

To minimize ceramic capacitance, a low-ESR electrolytic capacitor can be used in parallel with minimal ceramic capacitance. As a starting point for designing with an output electrolytic capacitor, Table 10-4 shows the recommended output ceramic capacitance  $C_{FF}$  values when using an electrolytic capacitor.

FREQUENCY	TRANSIENT	3.3-V OUTPUT	5-V OUTPUT			
	PERFORMANCE	C <sub>OUT</sub>	C <sub>FF</sub>	C <sub>OUT</sub>	C <sub>FF</sub>	
400 kHz	Minimum	2 x 22 $\mu F$ ceramic + 1 x 470 $\mu F$ , 100-m $\Omega$ electrolytic	10 pF	2 x 22 μF ceramic + 1 x 470 μF, 100-mΩ electrolytic	10 pF	
400 kHz	Better Transient	4 x 22 $\mu F$ ceramic + 2 x 280 $\mu F,100\text{-m}\Omega$ electrolytic	33 pF	3 x 22 μF ceramic + 1 x 560 μF, 100-mΩ electrolytic	22 pF	

Table 10-4. Recommended Electrolytic and Ceramic Capacitor and C<sub>FF</sub> Values

Most ceramic capacitors deliver far less capacitance than the rating of the capacitor indicates. Be sure to check any capacitor selected for initial accuracy, temperature derating, and voltage derating. Table 10-3 and Table 10-4 have been generated assuming typical derating for 16-V, X7R, automotive grade capacitors. If lower voltage, non-automotive grade, or lower temperature rated capacitors are used, more capacitors than listed are likely to be needed.

## 10.2.2.5 Input Capacitor Selection

The ceramic input capacitors provide a low impedance source to the converter in addition to supplying the ripple current and isolating switching noise from other circuits. A minimum of 10  $\mu$ F of ceramic capacitance is required on the input of the device. This must be rated for at least the maximum input voltage that the application requires; preferably twice the maximum input voltage. This capacitance can be increased to help reduce input voltage ripple and maintain the input voltage during load transients. In addition, a small case



size 100-nF ceramic capacitor must be used at each input/ground pin pair, VIN1/PGND1 and VIN2/PGND2, immediately adjacent to the converter. This provides a high-frequency bypass for the control circuits internal to the device. These capacitors also suppress SW node ringing, which reduces the maximum voltage present on the SW node and EMI. The two 100 nF must also be rated at 50 V with an X7R or better dielectric. The VQFN-HR (RJR) package provides two input voltage pins and two power ground pins on opposite sides of the package. This allows the input capacitors to be split, and placed optimally with respect to the internal power MOSFETs, thus improving the effectiveness of the input bypassing. In this example, two 4.7- $\mu$ F and two 100-nF ceramic capacitors are used, one at each VIN/PGND location. A single 10- $\mu$ F can also be used on one side of the package.

Many times, it is desirable and necessary to use an electrolytic capacitor on the input in parallel with the ceramics. This is especially true if long leads or traces are used to connect the input supply to the converter. The moderate ESR of this capacitor can help damp any ringing on the input supply caused by the long power leads. The use of this additional capacitor also helps with momentary voltage dips caused by input supplies with unusually high impedance.

Most of the input switching current passes through the ceramic input capacitors. The approximate worst case RMS value of this current can be calculated from Equation 11 and must be checked against the manufacturers' maximum ratings.

I<sub>RMS</sub> ≈ 
$$\frac{I_{OUT}}{2}$$

(11)

## 10.2.2.6 BOOT Capacitor

The LM61440-Q1 requires a bootstrap capacitor connected between the CBOOT pin and the SW pin. This capacitor stores energy that is used to supply the gate drivers for the high-side power MOSFET. A high-quality (X7R) ceramic capacitor of 100 nF and at least 10 V is required.

## 10.2.2.7 BOOT Resistor

A BOOT resistor can be connected between the CBOOT and RBOOT pins. Unless EMI for the application being designed is critical, these two pins can be shorted. A 100- $\Omega$  resistor between these pins eliminates overshoot. Even with 0  $\Omega$ , overshoot and ringing are minimal, less than 2 V if input capacitors are placed correctly. A boot resistor of 100  $\Omega$ , which corresponds to approximately 2.7-ns SW node rise time and decreases efficiency by approximately 0.5% at 2 MHz. To maximize efficiency, 0  $\Omega$  is chosen for this example. Under most circumstances, selecting an RBOOT resistor value above 100  $\Omega$  is undesirable since the resulting small improvement in EMI is not enough to justify further decreased efficiency.

## 10.2.2.8 VCC

The VCC pin is the output of the internal LDO used to supply the control circuits of the converter. This output requires a 1- $\mu$ F, 16-V ceramic capacitor connected from VCC to AGND for proper operation. In general, avoid loading this output with any external circuitry. However, this output can be used to supply the pullup for the power-good function (see *Section 9.3.5*). A pullup resistor with a value of 100 k $\Omega$  is a good choice in this case. Note, VCC remains high when V<sub>EN\_WAKE</sub>< EN < V<sub>EN</sub>. The nominal output voltage on VCC is 3.3 V. Do not short this output to ground or any other external voltage.

## 10.2.2.9 BIAS

Because  $V_{OUT} = 5$  V in this design, the BIAS pin is tied to  $V_{OUT}$  to reduce LDO power loss. The output voltage is supplying the LDO current instead of the input voltage. The power saving is  $I_{LDO} \times (V_{IN} - V_{OUT})$ . The power saving is more significant when  $V_{IN} >> V_{OUT}$  and with higher frequency operation. To prevent  $V_{OUT}$  noise and transients from coupling to BIAS, a series resistor, 1  $\Omega$  to 10  $\Omega$ , can be added between  $V_{OUT}$  and BIAS. A bypass capacitor with a value of 1  $\mu$ F or higher can be added close to the BIAS pin to filter noise. Note the maximum allowed voltage on the BIAS pin is 16 V.



#### 10.2.2.10 C<sub>FF</sub> and R<sub>FF</sub> Selection

A feedforward capacitor,  $C_{ff}$ , is used to improve phase margin and transient response of circuits which have output capacitors with low ESR. Since this capacitor can conduct noise from the output of the circuit directly to the FB node of the IC, a 1-k $\Omega$  resistor,  $R_{ff}$ , can be placed in series with Cff. If the ESR zero of the output capacitor is below 200 kHz, no  $C_{ff}$  must be used.

If output voltage is less than 2.5 V, C<sub>ff</sub> has little effect, so it can be omitted. If output voltage is greater than 14 V, C<sub>ff</sub> must not be used since it introduces too much gain at higher frequencies.

#### 10.2.2.11 External UVLO

In some cases, an input UVLO level different than that provided internal to the device is needed. This can be accomplished by using the circuit shown in Figure 10-4. The input voltage at which the device turns on is designated  $V_{ON}$  while the turnoff voltage is  $V_{OFF}$ . First, a value for  $R_{ENB}$  is chosen in the range of 10 k $\Omega$  to 100 k $\Omega$ , then Equation 13 is used to calculate  $R_{ENT}$  and  $V_{OFF}$ .  $R_{ENB}$  is typically set based on how much current this voltage divider must consume.  $R_{ENB}$  can be calculated using Equation 12.

$$\mathsf{R}_{\mathsf{ENB}} = \frac{\mathsf{V}_{\mathsf{EN}} \cdot \mathsf{V}_{\mathsf{IN}}}{\mathsf{I}_{\mathsf{DIVIDER}} \cdot \mathsf{V}_{\mathsf{ON}}}$$

(12)



Figure 10-4. UVLO Using EN

$$R_{ENT} = \left(\frac{V_{ON}}{V_{EN}} - 1\right) \cdot R_{ENB}$$
$$V_{OFF} = V_{ON} \cdot (1 - V_{EN-HYST})$$

(13)

where

- V<sub>ON</sub> = V<sub>IN</sub> turnon voltage
- V<sub>OFF</sub> = V<sub>IN</sub> turnoff voltage
- I<sub>DIVIDER</sub> = voltage divider current



## **10.2.3 Application Curves**

Unless otherwise specified, the following conditions apply:  $V_{IN}$  = 13.5 V,  $T_A$  = 25°C. The circuit is shown in Figure 10-1, with the appropriate BOM from Table 10-5.



























V <sub>OUT</sub>	FREQUENCY	R <sub>FBB</sub>	R <sub>T</sub>	C <sub>OUT</sub>	C <sub>IN</sub> + C <sub>HF</sub>	L	C <sub>FF</sub>
3.3 V	400 kHz	43.2 kΩ	33.2 kΩ	4 x 22 µF	2 x 4.7 μF + 2 x 100 nF	8.2 μH (XHMI6060)	22 pF
3.3 V	2100 kHz	43.2 kΩ	6.04 kΩ	3 x 22 µF	2 x 4.7 µF + 2 x 100 nF	1.5 μΗ (MAPI 4020HT)	22 pF
5 V	400 kHz	24.9 kΩ	33.2 kΩ	3 x 22 µF	2 x 4.7 μF + 2 x 100 nF	8.2 μH (XHMI6060)	22 pF
5 V	2100 kHz	24.9 kΩ	6.04 kΩ	2 x 22 µF	2 x 4.7 µF + 2 x 100 nF	1.5 μΗ (MAPI 4020HT)	22 pF



# **11 Power Supply Recommendations**

The characteristics of the input supply must be compatible with *Absolute Maximum Ratings* and *Recommended Operating Conditions* in this data sheet. In addition, the input supply must be capable of delivering the required input current to the loaded converter. The average input current can be estimated with Equation 14.

$$I_{IN} = \frac{V_{OUT} \cdot I_{OUT}}{V_{IN} \cdot \eta}$$

(14)

where

η is the efficiency

If the converter is connected to the input supply through long wires or PCB traces, special care is required to achieve good performance. The parasitic inductance and resistance of the input cables can have an adverse effect on the operation of the converter. The parasitic inductance, in combination with the low-ESR, ceramic input capacitors, can form an under-damped resonant circuit, resulting in overvoltage transients at the input to the converter or tripping UVLO. The parasitic resistance can cause the voltage at the VIN pin to dip whenever a load transient is applied to the output. If the application is operating close to the minimum input voltage, this dip can cause the converter to momentarily shutdown and reset. The best way to solve these kind of issues is to reduce the distance from the input supply to the converter and use an aluminum input capacitor in parallel with the ceramics. The moderate ESR of this type of capacitor helps damp the input resonant circuit and reduce any overshoot or undershoot at the input. A value in the range of 20  $\mu$ F to 100  $\mu$ F is usually sufficient to provide input damping and help hold the input voltage steady during large load transients.

In some cases, a transient voltage suppressor (TVS) is used on the input of converters. One class of this device has a snap-back characteristic (thyristor type). The use of a device with this type of characteristic is not recommended. When the TVS fires, the clamping voltage falls to a very low value. If this voltage is less than the output voltage of the converter, the output capacitors discharge through the device back to the input. This uncontrolled current flow can damage the TVS and cause large input transients.

The input voltage must not be allowed to fall below the output voltage. In this scenario, such as a shorted input test, the output capacitors discharge through the internal parasitic diode found between the VIN and SW pins of the device. During this condition, the current can become uncontrolled, possibly causing damage to the device. If this scenario is considered likely, then a Schottky diode between the input supply and the output must be used.



# 12 Layout

## 12.1 Layout Guidelines

The PCB layout of any DC-DC converter is critical to the optimal performance of the design. Bad PCB layout can disrupt the operation of an otherwise good schematic design. Even if the converter regulates correctly, bad PCB layout can mean the difference between a robust design and one that cannot be mass produced. Furthermore, the EMI performance of the converter is dependent on the PCB layout, to a great extent. In a buck converter, the most critical PCB feature is the loop formed by the input capacitor or capacitors and power ground, as shown in Figure 12-1. This loop carries large transient currents that can cause large transient voltages when reacting with the trace inductance. These unwanted transient voltages disrupt the proper operation of the converter. Because of this, the traces in this loop must be wide and short, and the loop area as small as possible to reduce the parasitic inductance. shows a recommended layout for the critical components for the circuit of the device.

- Place the input capacitor or capacitors as close as possible input pin pairs: VIN1 to PGND1 and VIN2 to PGND2. Each pair of pins are adjacent, simplifying the input capacitor placement. With the VQFN-HR package, there are two VIN/PGND pairs on either side of the package. This provides for a symmetrical layout and helps minimize switching noise and EMI generation. Use a wide VIN plane on a lower layer to connect both of the VIN pairs together to the input supply.
- *Place bypass capacitor for VCC close to the VCC pin and AGND pins*: This capacitor must routed with short, wide traces to the VCC and AGND pins.
- Use wide traces for the CBOOT capacitor: Place the CBOOT capacitor as close to the device with short, wide traces to the CBOOT and SW pins. It is important to route the SW connection under the device through the gap between VIN2 and RBOOT pins, reducing exposed SW node area. If an RBOOT resistor is used, place as close as possible to CBOOT and RBOOT pins. If high efficiency is desired, RBOOT and CBOOT pins can be shorted. This short must be placed as close as possible to RBOOT and CBOOT pins as possible.
- Place the feedback divider as close as possible to the FB pin of the device: Place R<sub>FBB</sub>, R<sub>FBT</sub>, and C<sub>FF</sub>, if used, physically close to the device. The connections to FB and AGND through R<sub>FBB</sub> must be short and close to those pins on the device. The connection to V<sub>OUT</sub> can be somewhat longer. However, this latter trace must not be routed near any noise source (such as the SW node) that can capacitively couple into the feedback path of the converter. For fixed output variants, the FB pin must be directly routed to the output of the device.
- Layer of the PCB beneath the top layer with the IC must be a ground plane: This plane acts as a noise shield and a heat dissipation path. Using the layer directly next to the IC reduces the inclosed area in the input circulating current in the input loop, reducing inductance.
- *Provide wide paths for V<sub>IN</sub>, V<sub>OUT</sub>, and GND*: These paths must be wide and direct as possible to reduce any voltage drops on the input or output paths of the converter and maximizes efficiency.
- Provide enough PCB area for proper heat sinking: Enough copper area must be used to ensure a low R<sub>0JA</sub>, commensurate with the maximum load current and ambient temperature. Make the top and bottom PCB layers with two-ounce copper and no less than one ounce. If the PCB design uses multiple copper layers (recommended), thermal vias can also be connected to the inner layer heat-spreading ground planes. Note that the package of this device dissipates heat through all pins. Wide traces must be used for all pins except where noise considerations dictate minimization of area.
- *Keep switch area small*: Keep the copper area connecting the SW pin to the inductor as short and wide as possible. At the same time, the total area of this node must be minimized to help reduce radiated EMI.





Figure 12-1. Input Current Loop

## 12.1.1 Ground and Thermal Considerations

As mentioned above, TI recommends using one of the middle layers as a solid ground plane. A ground plane provides shielding for sensitive circuits and traces. It also provides a quiet reference potential for the control circuitry. The AGND and PGND pins must be connected to the ground planes using vias next to the bypass capacitors. PGND pins are connected directly to the source of the low-side MOSFET switch, and also connected directly to the grounds of the input and output capacitors. The PGND net contains noise at the switching frequency and can bounce due to load variations. The PGND trace, as well as the VIN and SW traces, must be constrained to one side of the ground planes. The other side of the ground plane contains much less noise and must be used for sensitive routes.

TI recommends providing adequate device heat sinking by using vias near ground and  $V_{IN}$  to connect to the system ground plane or  $V_{IN}$  strap, both of which dissipate heat. Use as much copper as possible, for system ground plane, on the top and bottom layers for the best heat dissipation. Use a four-layer board with the copper thickness for the four layers, starting from the top as: 2 oz / 1 oz / 1 oz / 2 oz. A four-layer board with enough copper thickness and proper layout, provides low current conduction impedance, proper shielding, and lower thermal resistance.



## 12.2 Layout Example







# 13 Device and Documentation Support

## **13.1 Documentation Support**

## 13.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Designing High Performance, Low-EMI, Automotive Power Supplies Application Report
- Texas Instruments, LM61460-Q1 EVM User's Guide
- Texas Instruments, 30 W Power for Automotive Dual USB Type-C Charge Port Reference Design
- Texas Instruments, EMI Filter Components and Their Nonidealities for Automotive DC/DC Regulators Technical Brief
- Texas Instruments, AN-2020 Thermal Design by Insight, Not Hindsight Application Report
- Texas InstrumentsOptimizing the Layout for the TPS54424/TPS54824 HotRod QFN Package for Thermal Performance Application Report
- Texas Instruments, AN-2162 Simple Success With Conducted EMI From DC-DC Converters Application Report
- Texas Instruments, Practical Thermal Design With DC/DC Power Modules Application Report

## **13.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **13.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

## 13.4 Trademarks

Hotrod<sup>™</sup> and TI E2E<sup>™</sup> are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

#### **13.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 13.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qtv	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		uly	(2)	(6)	(3)		(4/5)	
LM61440AANQRJRRQ1	ACTIVE	VQFN-HR	RJR	14	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 150	6144Q1 AAN	Samples
LM61440AASQRJRRQ1	ACTIVE	VQFN-HR	RJR	14	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 150	6144Q1 AAS	Samples
LM61440AFSQRJRRQ1	ACTIVE	VQFN-HR	RJR	14	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 150	6144Q1 AFS	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LM61440-Q1 :

• Catalog : LM61440

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



Texas

www.ti.com

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM61440AANQRJRRQ1	VQFN- HR	RJR	14	3000	330.0	12.4	3.8	4.3	1.15	8.0	12.0	Q2
LM61440AASQRJRRQ1	VQFN- HR	RJR	14	3000	330.0	12.4	3.8	4.3	1.15	8.0	12.0	Q2
LM61440AFSQRJRRQ1	VQFN- HR	RJR	14	3000	330.0	12.4	3.8	4.3	1.15	8.0	12.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

23-Jun-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM61440AANQRJRRQ1	VQFN-HR	RJR	14	3000	367.0	367.0	38.0
LM61440AASQRJRRQ1	VQFN-HR	RJR	14	3000	367.0	367.0	38.0
LM61440AFSQRJRRQ1	VQFN-HR	RJR	14	3000	367.0	367.0	38.0

# **RJR0014A**



# **PACKAGE OUTLINE**

# VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.



# **RJR0014A**

# **EXAMPLE BOARD LAYOUT**

# VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

3. This package is designed to be soldered to thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



# **RJR0014A**

# **EXAMPLE STENCIL DESIGN**

# VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated